![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_147.png)
MB90560 series
CHAPTER 6 INTERRUPTS
123
I
Interrupt causes and interrupt vectors/interrupt control registers
Table 6.2-2 shows the relationship between interrupt causes (excluding software interrupts),
interrupt vectors, and interrupt control registers.
Table 6.2-2 Interrupt causes, interrupt vectors, and interrupt control registers
o:Can be used.
x:Cannot be used.
:Usable if used with the EI
2
OS stop function.
:Usable when an interrupt cause that shares the ICR is not used.
*1-
For peripheral functions that share the ICR register, the interrupt level will be the same.
-
If the extended intelligent I/O service is to be used with a peripheral function that shares the ICR register with
another peripheral function, the service can be used only for one of the functions.
-
If the extended intelligent I/O service is specified for a peripheral function that shares the ICR register with another
peripheral function, interrupts are disabled for the other peripheral function sharing the ICR register.*1
*2
This priority is applied when interrupts of the same level occur simultaneously.
Interrupt cause
EI
2
OS
support
Interrupt vector
Interrupt control
register
Priority
(*2)
Number
Address
ICR
Address
Reset
x
#08
08
H
FFFFDC
H
-
-
High
INT9 instruction
x
#09
09
H
FFFFD8
H
-
-
Exception processing
x
#10
0A
H
FFFFD4
H
-
-
A/D converter conversion termination
o
x
#11
0B
H
FFFFD0
H
ICR00
0000B0
H
Output compare channel 0 match
#13
0D
H
FFFFC8
H
ICR01
0000B1
H
(*1)
8/16-bit PPG timer 0 counter borrow
#14
0E
H
FFFFC4
H
Output compare channel 1 match
#15
0F
H
FFFFC0
H
ICR02
0000B2
H
(*1)
8/16-bit PPG timer 1 counter borrow
#16
10
H
FFFFBC
H
Output compare channel 2 match
#17
11
H
FFFFB8
H
ICR03
0000B3
H
(*1)
8/16-bit PPG timer 2 counter borrow
#18
12
H
FFFFB4
H
Output compare channel 3 match
#19
13
H
FFFFB0
H
ICR04
0000B4
H
(*1)
8/16-bit PPG timer 3 counter borrow
#20
14
H
FFFFAC
H
Output compare channel 4 match
#21
15
H
FFFFA8
H
ICR05
0000B5
H
(*2)
8/16-bit PPG timer 4 counter borrow
#22
16
H
FFFFA4
H
Output compare channel 5 match
#23
17
H
FFFFA0
H
ICR06
0000B6
H
(*1)
8/16-bit PPG timer 5 counter borrow
#24
18
H
FFFF9C
H
DTP/external interrupt channels 0/1 detection
#25
19
H
FFFF98
H
ICR07
0000B7
H
(*1)
DTP/external interrupt channels 2/3 detection
#26
1A
H
FFFF94
H
DTP/external interrupt channels 4/5 detection
#27
1B
H
FFFF90
H
ICR08
0000B8
H
(*1)
DTP/external interrupt channels 6/7 detection
#28
1C
H
FFFF8C
H
8-bit timer 0/1/2 counter borrow
#29
1D
H
FFFF88
H
ICR09
0000B9
H
(*1)
16-bit reload timer 0 underflow
o
#30
1E
H
FFFF84
H
16-bit free-running timer overflow
x
#31
1F
H
FFFF80
H
ICR10
0000BA
H
(*1)
16-bit reload timer 1 underflow
o
x
x
#32
20
H
FFFF7C
H
Input capture channels 0/1
#33
21
H
FFFF78
H
ICR11
0000BB
H
(*1)
16-bit free-running timer clear
#34
22
H
FFFF74
H
Input capture channels 2/3
#35
23
H
FFFF70
H
ICR12
0000BC
H
(*1)
Timebase timer
#36
24
H
FFFF6C
H
UART1 receive
#37
25
H
FFFF68
H
ICR13
0000BD
H
(*1)
UART1 send
#38
26
H
FFFF64
H
UART0 receive
#39
27
H
FFFF60
H
ICR14
0000BE
H
(*1)
UART0 send
x
#40
28
H
FFFF5C
H
Flash memory status
#41
29
H
FFFF58
H
ICR15
0000BF
H
(*1)
Delayed interrupt generator module
x
#42
2A
H
FFFF54
H
Low