![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_119.png)
MB90560 series
CHAPTER 5 LOW POWER CONSUMPTION MODE
95
I
Clock mode
G
PLL clock mode
A PLL clock that is a multiple of the oscillation clock (HCLK) frequency is used to operate the
CPU and peripheral functions.
G
Main clock mode
The main clock, with a frequency one-half that of the oscillation clock (HCLK), is used to operate
the CPU and peripheral functions. In main clock mode, the PLL multiplier circuit is inactive.
<Reference>
See Chapter 4, "Clocks," for details about clock mode.
I
CPU intermittent operation mode
CPU intermittent operation mode causes the CPU to operate intermittently, while high-speed
clock pulses are supplied to peripheral functions, reducing power consumption. In CPU
intermittent operation mode, intermittent clock pulses are only applied to the CPU when it is
accessing a register, internal memory, a peripheral function, or an external unit.
I
Standby mode
In standby mode, the low power consumption control circuit stops supplying the clock to the CPU
(sleep mode) or the CPU and peripheral functions (timebase timer mode), or stops the oscillation
clock itself (stop mode), reducing power consumption.
G
PLL sleep mode
PLL sleep mode is activated to stop the CPU operating clock when the microcontroller enters
PLL clock mode; other components continue to operate on the PLL clock.
G
Main sleep mode
Main sleep mode is activated to stop the CPU operating clock when the microcontroller enters
main clock mode; other components continue to operate on the main clock.
G
Timebase timer mode
Timebase timer mode causes microcontroller operation, with the exception of the oscillation
clock and the timebase timer, to stop. All functions other than the timebase timer are
deactivated.
G
Stop mode
Stop mode causes the source oscillation to stop. All functions are deactivated.
<Check>
Because stop mode turns the oscillation clock off, this mode saves the most power while data
is being retained.