![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_21.png)
MB90560 series
xix
Table 8.8-4
States of port 5 pins ............................................................................................................211
Table 8.9-1
Port 6 pins ...........................................................................................................................212
Table 8.9-2
Port 6 pins and their corresponding register bits .................................................................213
Table 8.9-3
Port 6 register functions ......................................................................................................214
Table 8.9-4
States of port 6 pins ............................................................................................................217
Table 9.1-1
Intervals for the timebase timer ...........................................................................................222
Table 9.1-2
Clock cycle time supplied from the timebase timer .............................................................223
Table 9.3-1
Function description of each bit in the timebase timer control register (TBTC) ...................227
Table 9.4-1
Timebase interrupts and EI2OS ..........................................................................................228
Table 9.5-1
Timebase timer counter clearing and oscillation stabilization wait intervals ........................231
Table 10.1-1
Intervals for the watchdog timer .........................................................................................238
Table 10.3-1
Function description of each bit of the watchdog timer control register (WDTC) ................241
Table 11.1-1
16-bit reload timer operating modes ....................................................................................248
Table 11.1-2
Intervals for the 16-bit reload timer ......................................................................................249
Table 11.1-3
16-bit reload timer interrupts and EI2OS .............................................................................250
Table 11.3-1
16-bit reload timer pins ........................................................................................................254
Table 11.4-1
Function description of each bit of the upper part of the timer control status register (TMCSR0,
TMCSR1: H) .......................................................................................................................257
Table 11.4-2
Function description of each bit of the low part of the timer control status
register (TMCSR0, TMCSR1: L) ........................................................................................259
Table 11.5-1
Interrupt control bits and interrupt causes of the 16-bit reload timer ...................................262
Table 11.5-2
16-bit reload timer interrupts and EI2OS .............................................................................262
Table 12.3.1.3-1 Timer Control Status Register (Upper) Bit ...........................................................................295
Table 12.3.1.3-2 Timer Control Status Register (Lower) ................................................................................297
Table 12.3.2.2-1 Compare Control Register (Upper, OSC1/3/5) Bit ..............................................................301
Table 12.3.2.2-2 Compare Control Register (Lower, OSC0/2/4) ....................................................................303
Table 12.3.3.2-1 Capture Control Register (ICS23) Bit ..................................................................................307
Table 12.3.3.2-2 Capture Control Register (ICS01) .......................................................................................309
Table 12.3.4.1-1 Function of PPG Reload registers .......................................................................................311
Table 12.3.4.2-1 PPG1/3/5 Control Register (PPGC1/3/5) Bit .......................................................................313
Table 12.3.4.2-2 PPG0/2/4 Control Register (PPG0/2/4) ...............................................................................315
Table 12.3.4.3-1 PPG0/1/2/3/4/5 Clock Control Register (PPG0/2/4) ............................................................317
Table 12.3.5.2-1 8-bit Timer Control Registers (DTCR0/1/2) Bit ....................................................................321
Table 12.3.5.3-1 Waveform Control Register (SIGCR) ..................................................................................323
Table 12.4.4-1
Reload operation and pulse output .....................................................................................334
Table 13.1-1
UART functions ...................................................................................................................352
Table 13.1-2
UART interrupt and EI2OS ..................................................................................................353
Table 13.3-1
UART pins ...........................................................................................................................358
Table 13.4-1
Functions of each bit of serial control register (SCR0/1) .....................................................363