![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_321.png)
MB90560 series
CHAPTER 12 MULTI-FUNCTION TIMER
297
Table 12.3.1.3-2 Timer Control Status Register (Lower)
Bit
Function
Bit 7
IVF:
Timer Interrupt
request
flag bit
This bit is an interrupt request flag for 16-bit free-run timer.
This bit will be set to “1” when the 16-bit free-run timer is
overflow.
Interrupt will be generated when the timer interrupt request
enable bit (Bit6: IVFE) is set to “1”.
Writing “0” will clear this bit.
Writing “1” has no effect.
In Read-Modify-Write operation, “1” is always read.
Bit 6
IVFE:
Timer interrupt
request enable
bit
This is the interrupt request enable bit for 16-bit free-run timer
clear.
When this bit is “1” and the timer interrupt request flag bit (Bit7:
ICLR) is set to “1”, an interrupt will be generated.
Bit 5
STOP:
Counter enable
bit
This bit is used to stop/start the counting of the 16-bit free-run
timer.
Writing “1” to this bit will stop the counting of the 16-bit free-run
timer
Writing “0” to this bit will start the counting of the 16-bit free-run
timer.
Note:
When the 16-bit free-run timer is stopped, the output
compare operation will be also stopped
Bit 4
MODE:
Initialization
condition bit
This bit is used to set the initializing condition for the 16-bit free-
run timer.
When it is “0”, 16-bit free-run counter will be initialized by the
reset and the clear bit reset (bit 3:SCLR).
When it is “1”, 16-bit free-run timer will be initialized by not only
the reset and the clear bit reset (bit 3:SCLR), but also when the
count value is matched with the compare clear register.
Note:
Initialization of the counter value will be at the changing
point of the count value.
Bit 3
SCLR:
Clear bit
This bit is used to initialize the 16-bit free-run time to the value
of “0000
H
”.
Writing “1” will initialize 16-bit free-run counter to “0000
H
”
Writing “0” has no meaning.
Read value is always “0”
Note:
Initialization of the counter value will be at the changing
point of the count value.
Note:
If the initialization when the counter is stopped, write
“0000
H
” to the data register.
Bit 2
Bit 1
Bit 0
CLK2~0:
Clock
frequency
section bit
This bit is used to select count clock for the 16-bit free-run timer.
Change this bit when the output compare and input capture are
in stop status because the clock will be changed as soon as this
bit is changed.