TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet
May 2001
94
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 93. TMUX_RHS_CTL, Receive High-speed Control Parameters (R/W)
Address
Bit
Name
0x40019
15:4
—
3
TMUX_LOSEXT_LEVEL
Controls External LOSEXT Polarity.
Function
Reset Default
0x000
0
Reserved.
0 = active-low. 1 = active-high.
Receive Protection Switch Control.
Control bit,
when set to a logic 1, causes the receive protec-
tion switch data and clock inputs to be selected;
otherwise, the normal receive high-speed data
input is selected.
Transmit High-speed to Receive High-speed
Loopback Control.
Control bit, when set to a
logic 1, causes the transmit output STS-3/STM-1
(AU-4) signal to be looped back to the receive
input; otherwise, the loopback is disabled.
Receive High-speed Descramble Enable.
Con-
trol bit, when set to a logic 1, causes the input
STS-3/STM-1 (AU-4) signal to be descrambled;
otherwise, the signal is not descrambled.
2
TMUX_RPSMUXSEL1
0
1
TMUX_THS2RHSLB
0
0
TMUX_RHSDSCR
0
Table 94. TMUX_RLS_BITBLK_CTL, Receive Low-speed Control Parameters (R/W)
Address
0x4001A
Bit
15:9
8:7
Name
—
Function
Reset Default
0x00
00
Reserved.
TMUX_RCV_SS_EXP[1:0]
Expected Receive Pointer Size Bits Value.
Expected value of incoming pointer SS bits.
TMUX_RCV_SS_ENB
Receive Size Bits Enable.
Control bit, when set to
a logic 0, causes the received size bits to be
ignored by the pointer interpreter; otherwise, the
received size bits must equal the expected size bits
or the received pointer value will be invalid.
—
Reserved.
TMUX_BITBLKG1
Receive Bit/Block Error Count Control.
Control
bit, when set to a logic 0, causes the receive error
counter to count bit errors; otherwise, count block
errors (a block equals one frame).
TMUX_BITBLKM1
Receive Bit/Block Error Count Control.
Control
bit, when set to a logic 0, causes the receive error
counter to count bit errors; otherwise, count block
errors (a block equals one frame).
TMUX_BITBLKB3
Receive Bit/Block Error Count Control.
Control
bit, when set to a logic 0, causes the receive error
counter to count bit errors; otherwise, count block
errors (a block equals one frame).
TMUX_BITBLKB2
Receive Bit/Block Error Count Control.
Control
bit, when set to a logic 0, causes the receive error
counter to count bit errors; otherwise, count block
errors (a block equals one frame).
TMUX_BITBLKB1
Receive Bit/Block Error Count Control.
Control
bit, when set to a logic 0, causes the receive error
counter to count bit errors; otherwise, count block
errors (a block equals one frame).
6
0
5
4
0
0
3
0
2
0
1
0
0
0