
Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
243
Agere Systems Inc.
12 28-Channel Framer Registers
(continued)
12.1 Framer Global Register Descriptions
Table 301. FRM_SFGR1, Superframer Global Register 1 (R/W)
Address
0x80000
Bit
15
Name
Function
Reset Default
0
FRM_SW_TRN
Superframer Configuration Modes.
0 = Transport mode.
1 = Switching mode.
Line Encoder/Decoder Control.
00 = Line encoder and line decoder blocks are not used in
either the framer Tx or Rx paths. This setting is used in the
following switching modes:
14:13
FRM_LC_
CNTRL[1:0]
I
STS-3/STS-1/DS3/DS2 to CHI/parallel system bus/SMI.
I
STS-3/STS-1/DS3 to line data rate mode.
01 = Line decoder is used in the Rx path and line encoder is
used in the Tx path. This setting is used in the framer-only
switching modes:
I
DS1 to CHI/parallel system bus/SMI channelized.
10 = Line decoder is used in the Tx path and line encoder is
used in the Rx path. This setting is used in the following
transport modes:
I
DS1 to DS2/DS3/STS-1/STS-3.
11 = Reserved.
Loop Timing.
0 = Superframer is programmed for normal mode.
1 = Superframer is programmed for loop timing; i.e., all received
line clocks are looped back to the corresponding transmit
line clocks.
DS1/CEPT Terminal Count.
00
12
FRM_LOOP_
TIMING
0
11
FRM_DS1_
CEPTN
0 = Superframer is programmed for CEPT mode, which has a
maximum of 21 operational links. Links 22 to 28 are
disabled.
1 = Superframer is programmed for DS1 mode, which has a
maximum of 28 operational links.
Note:
For fewer links or DS1/CEPT mixed modes, use
FRM_TC_EN and FRM_TC[7:0] (
Table 306
) parame-
ters to select an accurate link count.
PLL Bypass.
0 = Internal PLL is used to generate the line clock in the
transmit path.
1 = The PLL is bypassed. External line clock is required in this
mode.
Reserved.
Must write to 0.
HDLC Buffer Mode.
0 = HDLC channel buffers are configured for 128-byte storage.
Up to 64 (32) channels can be supported in the switching
(transport) mode.
1
10
FRM_PLL_
BYPAS
0
9:1
0
—
0
0
FRM_LG_BUF_
MODE
1 = HDLC channel buffers are combined for 512-byte storage.
Up to 16 (8) channels can be supported in the switching
(transport) mode.