Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
103
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 106. TMUX_THS_PORT_CTL, Transmit High-speed Port Control Parameters (R/W)
Table 107. TMUX_THS_TOH_CTL, Transmit High-speed Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0x000
0
0x40034
15:4
3
—
Reserved.
TMUX_TPSMUXSEL3
Transmit High-speed Protection MUX Selection.
Control
bit, when set to a logic 1, causes the receive side working
input STS-3/STM-1 (AU-4) signal to be selected; otherwise,
the signal coming in from the transmit low-speed side (tele-
com bus) and POH MUX is selected. The output of this
MUX is sent to a transport overhead MUX and eventually
out the TPSD155P/N (pins AF13, AE13) and TPSC155P/N
(pins AC12, AD13) outputs.
TMUX_TPSMUXSEL2
Transmit High-speed Protection MUX Selection.
Control
bit, when set to a logic 1, causes the receive side protection
input STS-3/STM-1 (AU-4) signal to be selected; otherwise,
the signal coming in from the transmit low-speed side (tele-
com bus) and POH MUX is selected. The output of this
MUX is sent to a transport overhead MUX and eventually
out the THSDP/N (pins AF9, AE9) output.
TMUX_RHS2THSLB
Receive High-speed to Transmit High-speed Loopback
Control.
Control bit, when set to a logic 1, causes the
receive STS-3/STM-1(AU-4) input signal to be looped back
to the transmit high-speed output; loopback is disabled
when set to a logic 0.
TMUX_THSSCR
Transmit High-speed Scramble Enable.
Control bit, when
set to a logic 1, causes the output STS-3/STM-1
(AU-4) signal to be scrambled; the signal is not scrambled if
set to a logic 0.
2
0
1
0
0
0
Address
Bit
Name
Function
Reset
Default
0x0
0
0x40035
15:13
12
—
Reserved.
TMUX_TCONCATMODE
Transmit a Concatenated Signal.
Control bit, when set
to a logic 1, causes the outgoing STS-3/STM-1 signal to
be concatenated; otherwise, the outgoing signal is three
independent STS-1s (for a 155 MHz signal).
TMUX_TPREIRDISEL
Transmit MUX Selection Control for Outgoing Path
REI and RDI.
Control bit, when set to a logic 1, causes
the path REI and RDI signals to be selected from the
protection board; otherwise, they are derived from the
receive side of the same TMUX.
TMUX_TLREIRDISEL
Transmit MUX Selection Control for Outgoing Line
REI and RDI.
Control bit, when set to a logic 1, causes
the line REI and RDI signals to be selected from the pro-
tection board; otherwise, they are derived from the
receive side of the same TMUX.
TMUX_TSS[1:0]
Transmit SS (Bits).
These bits are inserted into the out-
going pointer value (but not in the concatenation values).
11
0
10
0
9:8
00