TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet
May 2001
88
Agere Systems Inc.
8 TMUX Registers
(continued)
Note:
In
Table 85
, the mask bits are set to suppress an interrupt when the corresponding event has occurred or
change in state has taken place.
Table 85. TMUX_RPS_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0)
Note:
In
Table 86
, the mask bits are set to suppress an interrupt when the corresponding event has occurred or
change in state has taken place.
Table 86. TMUX_RHS_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0)
Address
Bit
Name
Function
Reset
Default
0x000
1
0x4000B
15:6
5
—
Reserved.
Receive Protection High-speed Loss of Frame Mask.
See
Table 81
for description.
TMUX_RPSOOFM
Receive Protection High-speed Out of Frame Mask.
See
Table 81
for description.
TMUX_RPSILOCM
Receive Protection High-speed Loss of Input Clock Mask.
See
Table 81
for description.
TMUX_RPSB2M
Receive Protection High-speed B2 Error Mask.
See
Table 81
for description.
TMUX_RPSLREIM
Receive Protection High-speed Line REI Mask.
See
Table 81
for description.
TMUX_RPSLOFM
4
1
3
1
2
1
1
1
Address
Bit
Name
Function
Reset
Default
0
1
1
1
0x4000C
15
14
13
12
—
Reserved.
Receive S1 Babble Mask.
See
Table 82
for description.
Receive S1 Monitor Mask.
See
Table 82
for description.
TMUX_RLRDIMONM
Receive Line RDI Monitor Mask.
See
Table 82
for descrip-
tion.
TMUX_RLAISMONM
Receive Line AIS Monitor Mask.
See
Table 82
for descrip-
tion.
TMUX_RK2MONM
Receive K2 Monitor Mask.
See
Table 82
for description.
TMUX_RAPSBABM
Receive APS Babble Mask.
See
Table 82
for description.
TMUX_RAPSMONM
Receive APS Monitor Mask.
See
Table 82
for description.
TMUX_RF1MONM
Receive F1 Monitor Mask.
See
Table 82
for description.
TMUX_RTIMSM
Receive Section Trace Identifier Mismatch Mask.
See
Table 82
for description.
TMUX_RHSSFM
Receive High-speed Signal Fail BER Algorithm Mask.
See
Table 82
for description.
TMUX_RHSSDM
Receive High-speed Signal Degrade BER Algorithm
Mask.
See
Table 82
for description.
TMUX_RHSLOSM
Receive High-speed Loss of Signal Mask.
See
Table 82
for description.
TMUX_RHSLOFM
Receive High-speed Loss of Frame Mask.
See
Table 82
for description.
TMUX_RHSOOFM
Receive High-speed Out of Frame Mask.
See
Table 82
for
description.
TMUX_RHSILOCM
Receive High-speed Loss of Input Clock Mask.
See
Table 82
for description.
TMUX_RS1BABM
TMUX_RS1MONM
11
1
10
9
8
7
6
1
1
1
1
1
5
1
4
1
3
1
2
1
1
1
0
1