Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
201
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 217. M13_DELTA4, Delta (RO)
Address
Bit
Name
Function
Reset
Default
0x00
0
0x10007
15:8
7
—
Reserved.
This bit is set when the M13 completes transmission of a
sequence of FEAC control code. It can be programmed to
be either clear on read (COR) or clear on write (COW), and it
is not set to 1 again until the event reoccurs.
This bit is set when the M13 completes transmission of a
data-link frame. It can be programmed to be either clear on
read (COR) or clear on write (COW), and it is not set to 1
again until the event reoccurs.
This bit is set when the device completes transmission of
M13_TDL_1DATA63[7:0] (
Table 299
) (the last byte of buffer
1). It can be programmed to be either clear on read (COR) or
clear on write (COW), and it is not set to 1 again until the
event reoccurs.
This bit is set when the device completes transmission of
M13_TDL_0DATA63[7:0] (
Table 298
) (the last byte of buffer
0). It can be programmed to be either clear on read (COR) or
clear on write (COW), and it is not set to 1 again until the
event reoccurs.
This delta bit is set if M13_RDL_FIFO_AF (
Table 225
)
changes state. It can be programmed to be either clear on
read (COR) or clear on write (COW), and it is not set to 1
again until another state transition occurs.
This bit indicates that a new data-link frame closing flag or
an abort byte has been received. It can be programmed to
be either clear on read (COR) or clear on write (COW), and it
is not set to 1 again until the event reoccurs.
M13_RFEAC_ALM_INT This bit indicates that a new DS3 FEAC alarm codeword has
been received. The new codeword is available in register
M13_RFEAC_CODE_R (
Table 252
). For loopback code-
words, the appropriate M13_DS1_FEAC_LB_DETx
(
Table 251
) and M13_DS3_FLB_DET (
Table 251
) bits in reg-
isters 0x2F through 0x32 will be set or cleared. It can be pro-
grammed to be either clear on read (COR) or clear on write
(COW), and it is not set to 1 again until the event reoccurs.
M13_RFEAC_LB_INT
This bit indicates that a new DS3 FEAC loopback codeword
has been received. The new codeword is available in regis-
ter M13_RFEAC_CODE_R. For loopback codewords, the
appropriate M13_DS1_FEAC_LB_DETx and
M13_DS3_FLB_DET bits will be set or cleared. It can be
programmed to be either clear on read (COR) or clear on
write (COW), and it is not set to 1 again until the event reoc-
curs.
M13_TFEAC_DONE
6
M13_TDL_DONE
0
5
M13_TDL_BUF1_INT
0
4
M13_TDL_BUF0_INT
0
3
M13_RDL_FIFO_AFD
0
2
M13_RDL_FRM_INT
0
1
0
0
0