TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet
May 2001
168
Agere Systems Inc.
10 VT/TU Mapper Registers
(continued)
Table 202. VT_TSIG_CTL[1
—
28], Transmit Signaling Control Per Channel (R/W)
Table 203. VT_J2BYTE_INS_R[1
—
28][1
—
16], J2 Insert Values Per Channel (R/W)
Address
Bit
Name
Function
Reset
Default
000000
0x1
0x2014C
—
0x20167
15:11
10
—
Reserved.
Frame Bit Use Control.
Logic one provisions
use of the F bit in the outgoing VT/TU. Other-
wise, the F bit is forced to the value of bit
SMPR_OH_DEFLT (
Table 67
) in the micropro-
cessor interface on the outgoing VT/TU.
Phase Bit Use Control.
Logic one provisions
use of the P bits in the outgoing VT/TU. Other-
wise, the P bits are forced to the value of bit
SMPR_OH_DEFLT in the microprocessor inter-
face on the outgoing VT/TU.
Signaling Bit Use Control.
Logic one provi-
sions use of the S bits in the outgoing VT/TU.
Otherwise, the S bits are forced to the value of
bit SMPR_OH_DEFLT in the microprocessor
interface on the outgoing VT/TU.
Reserved.
Transmit Input Channel Selection.
These bits
are programmed with the same value as the
cross connect for each individual channel. The
bits are only used in byte synchronous mode
and can be set to 0xXX for all other modes. If an
invalid value is programmed,
UNEQ-V will be transmitted in the specified
channel. Invalid decimal values are 0, 29, 30,
and 31.
VT_USE_FBIT[1
—
28]
9
VT_USE_PBIT[1
—
28]
0x1
8
VT_USE_SBIT[1
—
28]
0x1
7:5
4:0
—
000
0x00
VT_TXSIG_CH_SEL[1
—
28][4:0]
Address
Bit
Name
Function
Reset
Default
0x00
0x00
0x20168
—
0x20327
15:8
7:0
—
Reserved.
J2 Software Overwrite Values.
These values are written
into the outgoing J2 byte when VT_J2_INS[1
—
28][1:0] = 01
(
Table 199
).
VT_J2BYTE_
INS[1
—
28][1
—
16][7:0]
Table 204. VT_RCTL[1
—
28], Receive Control Per Channel (R/W)
Address
Bit
Name
Function
Reset
Default
0x0
0x20328
—
0x20343
15
VT_SF_ESF[1
—
28]
DS1 Frame Type for Byte Synchronous Mode.
Logic
one provisions an SF frame format. Otherwise, an ESF
frame format is provisioned.
F-Bit Provisioning Control.
See
Table 556, Rx Signal-
ing Behavior per Channel on page 439
.
P-Bit Provisioning Control.
See
Table 556, Rx Signal-
ing Behavior per Channel on page 439
.
14
VT_WR_FBIT[1
—
28]
0x0
13
VT_SYNC_PBIT[1
—
28]
0x0