
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet
May 2001
248
Agere Systems Inc.
12 28-Channel Framer Registers
(continued)
Table 312. FRM_PMGR2, Performance Monitor Global Register 2 (COR)
* P = 0x0 for the receive path, and P = 0x1 for the transmit path.
Table 313. FRM_PMGR3, Performance Monitor Global Register 3 (R/W)
* P = 0x0 for the receive path, and P = 0x1 for the transmit path.
FRM_RACFRM_RDC Standard.
Address
*
Bit
Name
Function
Reset
Default
0
0x80P31
15:0
FRM_TPERR_CT[15:0]
Test Pattern Error Count Register.
This register con-
tains the 16-bit count of test-pattern errors.
Address
*
Bit
Name
Function
Reset
Default
00
001
001
0x80P32
15:14
13:11
10:8
—
Reserved.
Must write to 0.
CEPT Mode RAI Activation Count
.
CEPT Mode RAI Deactivation Count
.
RAC and RDC
can be set to meet various standards.
F
S
Frame Bit Error Enable.
Allows a signaling frame (F
S
)
bit error to set the FBE status bit, FRM_FBE (
Table 386
).
In DDS, a 0 means do not count TS24 framing and F
S
as
FBEs; a 1 means count TS24 framing and Fs as FBEs.
0 = F
S
bit errors disabled.
1 = F
S
bit errors enabled.
CEPT Multiframe Reframe Enable.
0 = CEPT CRC-4 multiframe reframe disabled.
1 = CEPT CRC-4 multiframe reframe enabled. A research
for multiframe alignment is initiated upon a loss of CEPT
CRC-4 multiframe alignment.
CRC Reframe Enable.
0 = CRC errors do not cause a reframe or LOF condition.
1 = The receive performance monitor will force a reframe
and LOF condition on excessive CRC errors.
FRM_CEPTAISM[1:0]
CEPT AIS Mode.
00 = Option 0: G.775 section I.2; G.965 section 16.1.2.
01 = Option 1: G.775 section 5.2.
10 = Option 2: G.775 section I.2.
11 = Option 3: G.775 section I.2.
FRM_DS1AISM
DS1 AIS Mode.
0 = Option 0: T1.231 section 6.1.2.2.3, T1.403 section H,
G.775 section 5.4.
1 = Option 1: G.775 section I.2.
FRM_ESFRAIM
ESF RAI Mode.
0 = Alternating eight ones followed by eight zeros.
1 = All ones.
FRM_RAICLR
Clear RAI on Reception of DS1 Idle Signal.
0 = Ignore DS1 idle signal for RAI clearing.
1 = Clear failure on reception of DS1 idle signal: ANSI
T1.231 section 6.2.2.2.1.
FRM_RAC[2:0]
FRM_RDC[2:0]
7
FRM_FSFBEEN
0
6
FRM_CMFRFEN
0
5
FRM_CRCRFEN
1
4:3
01
2
1
1
0
0
0