Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
87
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 83. TMUX_RPOH[1
—
3]_DLT, Delta/Event (COR/COW)
(continued)
Note:
In
Table 84
, the mask bits are set to suppress an interrupt when the corresponding event has occurred or
change in state has taken place.
Table 84. TMUX_TX_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0)
Address
Bit
Name
Function
Reset
Default
0
0x40009
4
TMUX_RNDFE3
Receive New Data Flag Event.
This event bit indicates that the
incoming pointer has the new data flag enabled, causing a jump
in the current pointer location for port 3. Only port 1 information
is valid in AU-4 mode and in STS-1 mode. The mask bit is
TMUX_RNDFM3 (
Table 87
).
Receive Pointer Decrement Event.
This event bit indicates
that a valid incoming pointer decrement indication was received
on port 3. Only port 1 information is valid in AU-4 mode and in
STS-1 mode. The mask bit is TMUX_RDECM3 (
Table 87
).
Receive Pointer Increment Event.
This event bit indicates that
a valid incoming pointer increment indication was received on
port 3. Only port 1 information is valid in AU-4 mode and in
STS-1 mode. The mask bit is TMUX_RINCM3 (
Table 87
).
Receive Path AIS Delta.
This delta bit indicates a change in
state of the TMUX_RPAIS3 (
Table 92
) state bit, which desig-
nates that the port 3 pointer interpreter is in the alarm indication
signal state. Only port 1 information is valid in AU-4 mode and in
STS-1 mode. The mask bit is TMUX_RPAISM3 (
Table 87
).
Receive Loss of Pointer Delta.
This delta bit indicates a
change in state of the TMUX_RLOP3 (
Table 92
) state bit, which
designates that the port 3 pointer interpreter is in the loss of
pointer state. Only port 1 information is valid in AU-4 mode. The
mask bit is TMUX_RLOPM3 (
Table 87
).
3
TMUX_RDECE3
0
2
TMUX_RINCE3
0
1
TMUX_RPAISD3
0
0
TMUX_RLOPD3
0
Address
Bit
Name
Function
Reset
Default
0x000
1
0x4000A
15:7
6:4
—
Reserved.
TMUX_TLSPARM[3:1]
Transmit Low-speed Parity Error Mask (Input Port Num-
ber).
See
Table 80
for description.
TMUX_TPOAC_PM
Transmit Path Overhead Access Channel (TPOAC) Par-
ity Error Mask.
See
Table 80
for description.
TMUX_TTOAC_PM
Transmit Transport Overhead Access Channel (TTOAC)
Parity Error Mask.
See
Table 80
for description.
TMUX_THSILOFM
Transmit High-speed Input Loss of Frame Mask.
See
Table 80
for description.
TMUX_THSILOCM
Transmit High-speed Input Loss of Clock Mask.
See
Table 80
for description.
3
1
2
1
1
1
0
1