Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
109
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 109. TMUX_TLRDI_CTL, Transmit High-Speed Line RDI Control Parameters (R/W)
Table 110. TMUX_TPRDI_CTL, Transmit High-Speed Path RDI Control Parameters (R/W)
Address
0x4003A
Bit
15:7
6
Name
—
Function
Reset Default
0x000
0
Reserved.
Transmit Receive High-speed Signal
Degrade L-RDI Inhibit.
Control bit, when
set to a logic 1, causes the associated fail-
ure not to contribute to the automatic inser-
tion of RDI-L; otherwise, the associated
alarm contributes to the generation of RDI-L.
Transmit Receive High-speed Signal Fail
L-RDI Inhibit.
Control bit, when set to a
logic 1, causes the associated failure not to
contribute to the automatic insertion of RDI-
L; otherwise, the associated alarm contrib-
utes to the generation of RDI-L.
TMUX_TRHSSD_LRDIINH
5
TMUX_TRHSSF_LRDIINH
0
4
TMUX_TRLAISMON_LRDIINH
Transmit Receive Line AIS Line RDI
Inhibit.
Same as above.
TMUX_TRHSLOF_LRDIINH
Transmit Receive High-speed Loss-of-
Frame Line RDI Inhibit.
Same as above.
TMUX_TRHSOOF_LRDIINH
Transmit Receive High-speed Out-of-
Frame Line RDI Inhibit.
Same as above.
TMUX_TRHSLOS_LRDIINH
Transmit Receive High-speed Loss-of-
Signal Line RDI Inhibit.
Same as above.
TMUX_TRILOC_LRDIINH
Transmit Receive Input Loss-of-Clock
Line RDI Inhibit.
Same as above.
0
3
0
2
0
1
0
0
0
Address Bit
Name
Function
Reset
Default
0x000
0
0x4003B 15:8
—
Reserved.
7:5
TMUX_TRTIM_PRDIINH[3:1]
Transmit Receive Trace Identifier Mismatch Path RDI
Inhibit.
When a 1, causes the associated failure not to
contribute to the automatic insertion of RDI-P; other-
wise, the associated alarm contributes to the generation
of RDI-P.
TMUX_TRUEQ_PRDIINH
Transmit Receive Unequipped Path RDI Inhibit.
When a 1, causes the associated failure not to contrib-
ute to the automatic insertion of RDI-P; otherwise, the
associated alarm contributes to the generation of RDI-P.
TMUX_TRPLM_PRDIINH
Transmit Receive Payload Label Mismatch Path RDI
Inhibit.
When a 1, causes the associated failure not to
contribute to the automatic insertion of RDI-P; other-
wise, the associated alarm contributes to the generation
of RDI-P.
TMUX_TRLOP_PRDIINH
Transmit Receive Loss-of-Pointer RDI Inhibit.
When
a 1, causes the associated failure not to contribute to
the automatic insertion of RDI-P; otherwise, the associ-
ated alarm contributes to the generation of RDI-P.
TMUX_TRPAIS_PRDIINH
Transmit Receive Path AIS RDI Inhibit.
Same as
above.
TMUX_TEPRDI_MODE
Transmit Enhanced RDI Mode.
When a 1, causes the
enhanced 3-bit path RDI value to be transmitted in
G1[3:1]; otherwise, a one-bit value (G1[3]) is sent.
4
0
3
0
2
0
1
0
0
0