Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
205
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 223. M13_MASK5, Mask (R/W)
Address
Bit
Name
Function
Reset
Default
000000
000000
00
1
0x1000E
15:2
—
Reserved.
1
M13_DS2DMX_LOC_SM Setting this mask bit high prevents the summary delta
M13_DS2DMX_LOC_SD (
Table 218
) from causing the
block output interrupt (INT) to be active.
M13_RDL_FIFO_UFM
Setting this mask bit high prevents M13_RDL_FIFO_UFD
(
Table 218
) from causing the block output INT to be active.
0
1
Table 224. M13_DS3_STATUS1, Status (RO)
Address
Bit
Name
Function
Reset
Default
0x00
1
0x1000F
15:8
7
—
Reserved.
This bit is set if 15 consecutive ones are received on the
path maintenance data link. it is cleared when a flag byte is
received.
This bit is set if M13_DS3_OOF is high continuously for
28 frame periods (approximately 3 ms). Once set,
M13_DS3_LOF is not cleared until M13_DS3_OOF is con-
tinuously low for 28 frame periods.
The DS3 framer out-of-frame state bit. (See DS3 Framer
on
page 469
) This bit is high while out-of-frame.
This bit is set if the first C bit of each DS3 frame is received
high for 8 consecutive frames. Once M13_DS3_C1_DET is
set, 3 consecutive frames with C1 = 0 must be received
before it is cleared.
If both X bits in 2 consecutive frames are received as 0, the
M13 sets this bit to 1. Once it is set, it is not cleared until
both X bits in 2 consecutive frames are received as 1.
The 4704 information bits in each M frame are checked for
the presence of the AIS (1010) pattern. A pattern detection
bit is set if fewer than 5 pattern errors are received in each
of 2 consecutive frames. Once a bit is set, it is not cleared
until at least 16 pattern errors are received in each of
2 consecutive frames.
M13_DS3_IDLEPAT_DET The 4704 information bits in each M frame are checked for
the presence of the idle (1100) pattern. A pattern detection
bit is set if fewer than 5 pattern errors are received in each
of 2 consecutive frames. Once a bit is set, it is not cleared
until at least 16 pattern errors are received in each of
2 consecutive frames.
M13_DS3_CBZ_DET
This bit is set if every C bit in 3 consecutive DS3 frames is
0. It is cleared if the three C bits in a single
M-subframe are all 1.
M13_RDL_IDLE
6
M13_DS3_LOF
0
5
M13_DS3_OOF
1
4
M13_DS3_C1_DET
0
3
M13_DS3_RAI_DET
0
2
M13_DS3_AISPAT_DET
0
1
0
0
0