參數(shù)資料
型號(hào)： intel386 DX
廠商： Intel Corp.
英文描述： 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲(chǔ)管理)
中文描述： 32位CHMOS微處理器集成內(nèi)存管理（32位CHMOS微處理器帶集成存儲(chǔ)管理）
文件頁(yè)數(shù)： 70/139頁(yè)
文件大?。?/td> 1587K
代理商： INTEL386 DX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
Intel386
TM
DX MICROPROCESSOR
Effect of asserting BS16
Y
during ‘‘upper half only’’
read cycles:
Asserting BS16
Y
during ‘‘upper half only’’ reads
causes the Intel386 DX to read data on the lower
16 bits of the data bus and ignore data on the
upper 16 bits of the data bus. Data that would
have been read from D16–D31 (as indicated by
BE2
Y
and BE3
Y
) will instead be read from D0–
D15 respectively.
Effect of asserting BS16
Y
during ‘‘upper half only’’
write cycles:
Asserting BS16
Y
during ‘‘upper half only’’ writes
does not affect the Intel386 DX. When only BE2
Y
and/or BE3
Y
are asserted during a write cycle
the Intel386 DX always duplicates data signals
D16–D31 onto D0–D15 (see Table 5-1). There-
fore, no further Intel386 DX action is required to
perform these writes on 32-bit or 16-bit buses.
Effect of asserting BS16
Y
during ‘‘upper and lower
half’’ read cycles:
Asserting BS16
Y
during ‘‘upper and lower half’’
reads causes the processor to perform two 16-bit
read cycles for complete physical operand trans-
fer. Bytes 0 and 1 (as indicated by BE0
Y
and
BE1
Y
) are read on the first cycle using D0–D15.
Bytes 2 and 3 (as indicated by BE2
Y
and BE3
Y
)
are read during the second cycle, again using
D0–D15. D16–D31 are ignored during both 16-bit
cycles. BE0
Y
and BE1
Y
are always negated dur-
ing the second 16-bit cycle (See
Figure 5-14, cy-
cles 2 and 2a
).
Effect of asserting BS16
Y
during ‘‘upper and lower
half’’ write cycles:
Asserting BS16
Y
during ‘‘upper and lower half’’
writes causes the Intel386 DX to perform two
16-bit write cycles for complete physical operand
transfer. All bytes are available the first write cycle
allowing external hardware to receive Bytes 0 and
1 (as indicated by BE0
Y
and BE1
Y
) using D0–
D15. On the second cycle the Intel386 DX dupli-
cates Bytes 2 and 3 on D0–D15 and Bytes 2 and
3 (as indicated by BE2
Y
and BE3
Y
) are written
using D0–D15. BE0
Y
and BE1
Y
are always neg-
ated during the second 16-bit cycle. BS16
Y
must
be asserted during the second 16-bit cycle. See
Figure 5-14, cycles 1 and 1a
.
5.3.5 Interfacing with 32- and 16-Bit
Memories
In 32-bit-wide physical memories such as Figure 5-5,
each physical Dword begins at a byte address that is
a multiple of 4. A2–A31 are directly used as a Dword
select and BE0
Y
–BE3
Y
as byte selects. BS16
Y
is
negated for all bus cycles involving the 32-bit array.
When 16-bit-wide physical arrays are included in the
system, as in Figure 5-6, each 16-bit physical word
begins at a address that is a multiple of 2. Note the
address is decoded, to assert BS16
Y
only during
bus cycles involving the 16-bit array. (If desiring to
231630–6
Figure 5-5. Intel386
TM
DX with 32-Bit Memory
231630–7
Figure 5-6. Intel386
TM
DX with 32-Bit and 16-Bit Memory
70
相關(guān)PDF資料
PDF描述
Intel386 EX Highly Integrated, 32-Bit, Fully Static Embedded Micropocessor(32位高集成完全靜態(tài)嵌入式微處理器)
INTEL386 SXSA 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器)
intel386 SX 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器)
INTEL386 Intel386 EX Embedded Microprocessor
Intel387 dx DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
INTEL386SX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:MICROPROCESSOR
INTEL387 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR
INTEL387DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR
INTEL387SX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR
INTEL387TMDX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*