- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > intel386 DX (Intel Corp.) 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) PDF資料下載
參數(shù)資料
| 型號： | intel386 DX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) |
| 中文描述： | 32位CHMOS微處理器集成內(nèi)存管理（32位CHMOS微處理器帶集成存儲管理） |
| 文件頁數(shù)： | 22/139頁 |
| 文件大?。?/td> | 1587K |
| 代理商： | INTEL386 DX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
Intel386
TM
DX MICROPROCESSOR
2.7 MEMORY ORGANIZATION
2.7.1 Introduction
Memory on the Intel386 DX is divided up into 8-bit
quantities (bytes), 16-bit quantities (words), and
32-bit quantities (dwords). Words are stored in two
consecutive bytes in memory with the low-order byte
at the lowest address, the high order byte at the high
address. Dwords are stored in four consecutive
bytes in memory with the low-order byte at the low-
est address, the high-order byte at the highest ad-
dress. The address of a word or dword is the byte
address of the low-order byte.
In addition to these basic data types, the Intel386
DX supports two larger units of memory: pages and
segments. Memory can be divided up into one or
more variable length segments, which can be
swapped to disk or shared between programs. Mem-
ory can also be organized into one or more 4K byte
pages. Finally, both segmentation and paging can
be combined, gaining the advantages of both sys-
tems. The Intel386 DX supports both pages and
segments in order to provide maximum flexibility to
the system designer. Segmentation and paging are
complementary. Segmentation is useful for organiz-
ing memory in logical modules, and as such is a tool
for the application programmer, while pages are use-
ful for the system programmer for managing the
physical memory of a system.
2.7.2 Address Spaces
The Intel386 DX has three distinct address spaces:
logical, linear,
and
physical
. A
logical
address
(also known as a
virtual
address) consists of a se-
lector and an offset. A selector is the contents of a
segment register. An offset is formed by summing all
of the addressing components (BASE, INDEX, DIS-
PLACEMENT) discussed in section 2.5.3
Memory
Addressing Modes
into an effective address. Since
each task on Intel386 DX has a maximum of 16K
(2
14
b
1) selectors, and offsets can be 4 gigabytes,
(2
32
bits) this gives a total of 2
46
bits or 64 terabytes
of
logical
address space per task. The programmer
sees this virtual address space.
The segmentation unit translates the
logical
ad-
dress space into a 32-bit
linear
address space. If the
paging unit is not enabled then the 32-bit
linear
ad-
dress corresponds to the
physical
address. The
paging unit translates the
linear
address space into
the
physical
address space. The
physical address
is what appears on the address pins.
The primary difference between Real Mode and Pro-
tected Mode is how the segmentation unit performs
the translation of the
logical
address into the
linear
address. In Real Mode, the segmentation unit shifts
the selector left four bits and adds the result to the
offset to form the
linear
address. While in Protected
Mode every selector has a
linear
base address as-
sociated with it. The
linear base
address is stored in
one of two operating system tables (i.e. the Local
Descriptor Table or Global Descriptor Table). The
selector’s
linear base
address is added to the offset
to form the final
linear
address.
Figure 2-11 shows the relationship between the vari-
ous address spaces.
231630–53
Figure 2-11. Address Translation
22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Intel386 EX | Highly Integrated, 32-Bit, Fully Static Embedded Micropocessor(32位高集成完全靜態(tài)嵌入式微處理器) |
| INTEL386 SXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| intel386 SX | 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) |
| INTEL386 | Intel386 EX Embedded Microprocessor |
| Intel387 dx | DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL386SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:MICROPROCESSOR |
| INTEL387 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR |
| INTEL387DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR |
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。