- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > intel386 DX (Intel Corp.) 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲(chǔ)管理) PDF資料下載
參數(shù)資料
| 型號(hào)： | intel386 DX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲(chǔ)管理) |
| 中文描述： | 32位CHMOS微處理器集成內(nèi)存管理（32位CHMOS微處理器帶集成存儲(chǔ)管理） |
| 文件頁數(shù)： | 10/139頁 |
| 文件大?。?/td> | 1587K |
| 代理商： | INTEL386 DX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
0
Intel386
TM
DX MICROPROCESSOR
231630–50
NOTE:
0 indicates Intel reserved: do not define; see section 2.3.10.
Figure 2-3. Flags Register
VM
(Virtual 8086 Mode, bit 17)
The VM bit provides Virtual 8086 Mode within
Protected Mode. If set while the Intel386 DX
is in Protected Mode, the Intel386 DX will
switch to Virtual 8086 operation, handling
segment loads as the 8086 does, but gener-
ating exception 13 faults on privileged op-
codes. The VM bit can be set only in Protect-
ed Mode, by the IRET instruction (if current
privilege level
e
0) and by task switches at
any privilege level. The VM bit is unaffected
by POPF. PUSHF always pushes a 0 in this
bit, even if executing in virtual 8086 Mode.
The EFLAGS image pushed during interrupt
processing or saved during task switches will
contain a 1 in this bit if the interrupted code
was executing as a Virtual 8086 Task.
RF
(Resume Flag, bit 16)
The RF flag is used in conjunction with the
debug register breakpoints. It is checked at
instruction boundaries before breakpoint pro-
cessing. When RF is set, it causes any debug
fault to be ignored on the next instruction. RF
is then automatically reset at the successful
completion of every instruction (no faults are
signalled) except the IRET instruction, the
POPF instruction, (and JMP, CALL, and INT
instructions causing a task switch). These in-
structions set RF to the value specified by the
memory image. For example, at the end of
the breakpoint service routine, the IRET
instruction can pop an EFLAG image having
the RF bit set and resume the program’s exe-
cution at the breakpoint address without gen-
erating another breakpoint fault on the same
location.
NT
(Nested Task, bit 14)
This flag applies to Protected Mode. NT is set
to indicate that the execution of this task is
nested within another task. If set, it indicates
that the current nested task’s Task State
Segment (TSS) has a valid back link to the
previous task’s TSS. This bit is set or reset by
control transfers to other tasks. The value of
NT in EFLAGS is tested by the IRET instruc-
tion to determine whether to do an inter-task
return or an intra-task return. A POPF or an
IRET instruction
will
affect the setting of this
bit according to the image popped, at any
privilege level.
IOPL (Input/Output Privilege Level, bits 12-13)
This two-bit field applies to Protected Mode.
IOPL indicates the numerically maximum CPL
(current privilege level) value permitted to ex-
ecute I/O instructions without generating an
exception 13 fault or consulting the I/O Per-
mission Bitmap. It also indicates the maxi-
mum CPL value allowing alteration of the IF
(INTR Enable Flag) bit when new values are
popped into the EFLAG register. POPF and
IRET instruction can alter the IOPL field when
executed at CPL
e
0. Task switches can al-
ways alter the IOPL field, when the new flag
image is loaded from the incoming task’s
TSS.
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Intel386 EX | Highly Integrated, 32-Bit, Fully Static Embedded Micropocessor(32位高集成完全靜態(tài)嵌入式微處理器) |
| INTEL386 SXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| intel386 SX | 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) |
| INTEL386 | Intel386 EX Embedded Microprocessor |
| Intel387 dx | DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL386SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:MICROPROCESSOR |
| INTEL387 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR |
| INTEL387DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR |
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。