- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378215 > 82439TX (INTEL CORP) System Controller(系統(tǒng)控制器) PDF資料下載
參數(shù)資料
| 型號： | 82439TX |
| 廠商： | INTEL CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | System Controller(系統(tǒng)控制器) |
| 中文描述： | 256M X 8, DRAM CONTROLLER, PBGA324 |
| 封裝： | BGA-324 |
| 文件頁數(shù)： | 64/83頁 |
| 文件大?。?/td> | 461K |
| 代理商： | 82439TX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
82439TX (MTXC)
E
64
PRELIMINARY
As with the Compatible SMRAM solution, MTXC does not claim any bus master access to the Extended
SMRAM memory ranges defined above. The CPU can access these memory ranges by one of the following
mechanisms:
The processor generating an access to one of the defined memory ranges while in the SMM (SMIACT# is
active). A processor access to any of the defined ranges while not in SMM (SMIACT# is inactive) and with
the D_OPN bit reset will be forwarded to PCI bus and a status bit is set in the SMRAMC register.
The processor generating an access to one of the defined memory ranges while the D_OPN bit is set.
Any modified write access of the processor is allowed to write into the SMRAM space, regardless of the
state of the D_OPN, D_CLS, or SMIACT# signals.
The cacheability of SMRAM space is dependent on how much physical DRAM is available in the system. If the
system has less than 32 Mbytes of DRAM, the SMRAM is cached in both the L1 and L2. If the system has more
than 32 Mbytes of DRAM, the SMRAM is cached in only the L1.
4.5.3.
SMRAM PROGRAMMING CONSIDERATIONS
When using the Extended SMRAM configuration, the SMI handler software must be extremely careful when
accessing DRAM memory in the 100A0000h to 100FFFFFh memory range. First, if this area of memory is
accessed while the CPU is not in SMM mode and the D_OPN bit is not set, the MTXC will forward the cycle to
PCI bus which may cause a fatal system error and system shutdown. Second, only areas within the 100A0000h
to 100FFFFFh region that have been selected as SMRAM space should be accessed; otherwise, the L1 and L2
caches will become incoherent, which will cause a future system error. Any memory in normal DRAM space that
is not used in OS or application space can be used as SMRAM memory.
4.6.
Low Power States
MTXC supports five types of low power states: Chip Standby, Power On Suspend (POS), Suspend to RAM
(STR), Suspend to Disk (STD), and dynamic stop clock. The Table 20 summarizes the various MTXC’s Low
power states.
Table 20. 430TX Low Power State Summary
PM Mode
Description
Exit Latency Target
Chip Standby
When MTXC’s CPU and PCI busses are both idle, MTXC
enters this state.
No delay
Dynamic Stop Clock MTXC provides provisions that enable transitioning the CPU in
and out of the stop clock state in an active system. This
includes the ability to disable the system arbiter and transition
the memory controller in and out of the suspend refresh state.
<10 ms
Powered On
Suspend (POS)
System PLLs are powered down, only running clock is the RTC
clock and the SUSCLK. MTXC maintains DRAM refresh using
SUSCLK.
<10 ms
Suspend to RAM
(STR)
CPU complex (CPU and L2) and PCI interface are powered off.
Only the RTC clock and SUSCLK are running. MTXC maintains
DRAM refresh using SUSCLK.
~1 sec
Suspend to
Disk(STD)
CPU complex (CPU and L2), DRAM and PCI interface are
powered off.
~30 sec
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82443MX | PCIset |
| 82443ZX | Intel㈢ 440ZX AGPset: Host Bridge/Controller |
| 82451NX | Intel 450NX PCIset |
| 82452NX | Intel 450NX PCIset |
| 82453NX | Intel 450NX PCIset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82439TXC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INTEL 430HX PCISET 82439HX SYSTEM CONTROLLER (TXC) |
| 8243-A-0632-0 | 制造商:AMATOM ELECTRONIC HARDWARE 功能描述: |
| 8243-W | 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制，ESD，無塵室產(chǎn)品 >> 處理劑，清潔劑，擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無絨毛，微纖維 數(shù)量:100（12" L x 12" W） 包裝:袋 |
| 8243-W X(25) | 功能描述:化學(xué)物質(zhì) OPTICAL WIPE 25 PER BOX RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube |
| 8243-WX25 | 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制，ESD，無塵室產(chǎn)品 >> 處理劑，清潔劑，擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無絨毛，微纖維 數(shù)量:100（12" L x 12" W） 包裝:袋 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。