參數(shù)資料
型號(hào): 82439TX
廠商: INTEL CORP
元件分類: 存儲(chǔ)控制器/管理單元
英文描述: System Controller(系統(tǒng)控制器)
中文描述: 256M X 8, DRAM CONTROLLER, PBGA324
封裝: BGA-324
文件頁(yè)數(shù): 14/83頁(yè)
文件大小: 461K
代理商: 82439TX
82439TX (MTXC)
E
14
PRELIMINARY
2.1.5.
TEST AND CLOCK
Name
Type
Description
TEST#
I
3.3/5V
Test In.
NAND tree mode is activated by driving this pin low. The test mode selected
depends on the state of REQ[3:0]#. This pin should be pulled high with an external
pull-up during normal operation.
HCLKIN
I
3.3/2.5V
Host Clock In.
This pin receives a buffered host clock. This clock is used by all of the
MTXC logic that is in the Host clock domain.
PCLKIN
I
3.3/5V
PCI Clock In.
This pin receives a buffered divide-by-2 host clock. This clock is used by
all of the MTXC logic that is in the PCI clock domain.
2.1.6.
POWER MANAGEMENT
Name
Type
Description
SUSCLK
I
3.3V
Suspend Clock.
The signal is a 32 KHz input for DRAM refresh circuitry and
clocking events in suspend state. The DRAM refresh during suspend and
non-suspend states is performed based on this clock. This signal has an internal
pull-down resistor.
SUSSTAT1#
I
3.3V
Suspend Status.
SUSSTAT1# indicates MTXC’s power plane status during
suspend mode. SUSSTAT1#, along with SUSCLK and RST#, define the suspend
protocol between MTXC and PIIX4. This signal has an internal pull-up resistor.
2.1.7.
POWER AND GROUND PINS
Name
Type
Description
V
CC
3.3V
Main voltage supply.
These pins are the primary voltage supply for the MTXC core and
I/O periphery and must be connected to 3.3V.
V
CC
(CPU)
3.3V
or
2.5V
CPU Interface Voltage Supply.
These pins are the primary voltage supply for the
MTXC Host periphery and must be connected to either 2.5V or 3.3V, depending on the
voltage level of the CPU interface. Refer to the Power sequencing requirements section
for additional details.
V
CC
(SUS)
3.3V
Suspend Well Voltage Supply.
These pins are the primary voltage supply for the
MTXC suspend logic and I/O. If suspend to RAM is supported, these pins should be on
an isolated power plane; otherwise, they can be connected to the same 3.3V source
used for the V
CC
pins.
V
CC
5REF
3.3V
or 5V
Voltage Reference.
This pin is tied to 5V through a small external power sequencing
circuit, if MTXC signals are required to be 5V Tolerant. In a non 5V tolerant system
(i.e. 3.3V only system), this signal can be tied directly to V
CC
. Refer to the Power
sequencing requirements section for additional details.
V
SS
0V
Ground.
These pins are the ground for the MTXC.
相關(guān)PDF資料
PDF描述
82443MX PCIset
82443ZX Intel㈢ 440ZX AGPset: Host Bridge/Controller
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82439TXC 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INTEL 430HX PCISET 82439HX SYSTEM CONTROLLER (TXC)
8243-A-0632-0 制造商:AMATOM ELECTRONIC HARDWARE 功能描述:
8243-W 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制,ESD,無(wú)塵室產(chǎn)品 >> 處理劑,清潔劑,擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無(wú)絨毛,微纖維 數(shù)量:100(12" L x 12" W) 包裝:袋
8243-W X(25) 功能描述:化學(xué)物質(zhì) OPTICAL WIPE 25 PER BOX RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8243-WX25 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制,ESD,無(wú)塵室產(chǎn)品 >> 處理劑,清潔劑,擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無(wú)絨毛,微纖維 數(shù)量:100(12" L x 12" W) 包裝:袋