參數(shù)資料
型號(hào)： 82439TX
廠商： INTEL CORP
元件分類： 存儲(chǔ)控制器/管理單元
英文描述： System Controller(系統(tǒng)控制器)
中文描述： 256M X 8, DRAM CONTROLLER, PBGA324
封裝： BGA-324
文件頁數(shù)： 32/83頁
文件大?。?/td> 461K
代理商： 82439TX
82439TX (MTXC)
E
32
PRELIMINARY
3.1.19.
DRAMC
DRAM CONTROL REGISTER
Address Offset:
Default Value:
Access:
57h
01h
Read/Write
This 8-bit register controls main memory DRAM operating modes and features.
Bit
Description
7:6
Hole Enable (HEN).
This field enables a memory hole in DRAM space. CPU cycles matching an
enabled hole are passed on to PCI. PCI cycles matching an enabled hole will be ignored by the
MTXC (no DEVSEL#). Note that a selected hole is not remapped.
Bits[7:6]
Hole Enabled
00
None
01
512 KB
640 KB (128 Kbytes)
10
15 MB
16 MB (1 Mbyte)
11
14 MB
16 MB (2 Mbytes)
5
Reserved.
4
Enhanced Paging Disable (EPD).
1=MTXC keeps page open until a page/row miss. When
EPD=0, the MTXC uses additional information to keep the DRAM page open when the host may be
“right back”. See DRAM section for additional information. This bit should be set to 0 for normal
operation.
3
EDO Detect Mode Enable (EDME).
1=Enables a special timing mode for BIOS to detect EDO
DRAM type on a bank-by-bank basis. Once all DRAM row banks have been tested for EDO, the
EDME bit should be set to 0. Otherwise, performance will be seriously impacted.
2:0
DRAM Refresh Rate (DRR).
The DRAM refresh rate for “FPM/EDO only” DRAM subsystem is
adjusted according to the value selected by this field. DRAM refresh is implemented using SUSCLK.
Bits[2:0]
DRAM Refresh Rate
000
Refresh Disabled (results in the eventual loss of DRAM data)
001
15.6 μs
010
31.2 μs (for EDO/FPM only memory subsystem)
011
64.4 μs (for EDO/FPM only memory subsystem)
100
125 μs (for EDO/FPM only memory subsystem)
101
256 μs (for EDO/FPM only memory subsystem)
110
Reserved
111
Reserved
NOTES
1.
If any of the row is populated with SDRAMs, this field must be set to 15.6 μs refresh rate.
2.
Selecting refresh rate of 125 μs or 256 μs may violate the max RAS# active time DRAM
specification. It is up to the system designer to make sure this does not happen.
相關(guān)PDF資料
PDF描述
82443MX PCIset
82443ZX Intel㈢ 440ZX AGPset: Host Bridge/Controller
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82439TXC 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INTEL 430HX PCISET 82439HX SYSTEM CONTROLLER (TXC)
8243-A-0632-0 制造商:AMATOM ELECTRONIC HARDWARE 功能描述:
8243-W 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制，ESD，無塵室產(chǎn)品 >> 處理劑，清潔劑，擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無絨毛，微纖維 數(shù)量:100（12" L x 12" W） 包裝:袋
8243-W X(25) 功能描述:化學(xué)物質(zhì) OPTICAL WIPE 25 PER BOX RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8243-WX25 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制，ESD，無塵室產(chǎn)品 >> 處理劑，清潔劑，擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無絨毛，微纖維 數(shù)量:100（12" L x 12" W） 包裝:袋
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*