參數(shù)資料
型號： 82439TX
廠商： INTEL CORP
元件分類： 存儲控制器/管理單元
英文描述： System Controller(系統(tǒng)控制器)
中文描述： 256M X 8, DRAM CONTROLLER, PBGA324
封裝： BGA-324
文件頁數(shù)： 15/83頁
文件大小： 461K
代理商： 82439TX
E
2.2.
82439TX (MTXC)
15
PRELIMINARY
MTXC Strapping Options
Name
Type
Description
SCS
A[31:30]
Secondary Cache Size.
Described in the Cache Control Register bits 7:6.
L2RAMT
A[29:28]
Initial L2 RAM Type.
Described in the Cache Control Register bits 5:4.
DRAM
Cache
KRQAK
DRAM Cache L2 Present Upon Reset Negation.
This bit is sampled to detect
DRAM L2 cache. If sampled high, a DRAM Cache is present. A weak pulldown is
provided internally. A DRAM cache module should implement a pull-up on this pin that
overrides the weak pulldown. BIOS does not have to be aware of this, this information
is used by the MTXC to maintain optimal Pburst timings.
25VD
A26
2.5V Voltage Detection.
This bit is used to determine the voltage level (3.3V or 2.5V)
of the host clock connected to the host clock pin and the voltage on the V
CC
(CPU)
pins. An external pull-down or pull-up resistor is required on this pin (pulled down for
2.5V and pulled up for 3.3V).
HFD
A27
Frequency Detection.
BIOS can use this bit to determine if the system is 60 MHz
(external pull-up) or 66 MHz (no strapping is present) as described in the DRTH
Register, bit 7. DRTH[bit 7] register is initialized with the inverted value of pin A27
upon reset negation. The A27 input buffer includes a weak pulldown resistor which will
force DRTH[bit 7] to default to 1 if no strapping is present.
2.3.
Power Planes
The MTXC has three primary internal power planes. These power planes permit parts of the MTXC to power
down to conserve battery life. Table 1 shows the internal planes and their uses.
Table 1. MTXC Internal Power Planes
Power
Plane
Description
Signals Powered
V
CC
Pins
GND
Pins
SUSPEND
Contains the logic needed to resume from the
Suspend-to-RAM state. This power supply should
be capable of providing a “trickle” current.
The input signals attached to the SUSPEND
power plane Do Not Support 5V Input Levels.
These signals must not exceed V
CC
(SUS).
MWE#, MWEB#,
CKE, RAS[5:0]#
1
,
CAS[7:0]#, SUSCLK,
SUSSTAT1#
V
CC
(SUS)
V
SS
CPU
CPU Interface signals have a separate supply so
that the CPU interface can be 3.3V for existing
CPUs and can be 2.5V on future CPUs.
A[31:3], BE[7:0]#,
ADS#, BRDY#, NA#,
AHOLD, EADS#,
BOFF#, HITM#,
M/IO#, D/C#, W/R#,
HLOCK#, CACHE#,
KEN#/INV, SMIACT#,
HD[63:0], HCLKIN
V
CC
(CPU)
V
SS
V
CC
5REF
The V
CC
5REF signal provides protection for the 5V
tolerant 3.3V signals.
PCI Bus Input and I/O,
MD[63:0], TIO[7:0],
PCLKIN, TEST#
V
CC
5REF
V
SS
MAIN
Contains all the rest of the MTXC logic. This plane
is powered by the main system power supply.
All Other Signal Pins
V
CC
V
SS
相關(guān)PDF資料
PDF描述
82443MX PCIset
82443ZX Intel㈢ 440ZX AGPset: Host Bridge/Controller
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82439TXC 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:INTEL 430HX PCISET 82439HX SYSTEM CONTROLLER (TXC)
8243-A-0632-0 制造商:AMATOM ELECTRONIC HARDWARE 功能描述:
8243-W 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制，ESD，無塵室產(chǎn)品 >> 處理劑，清潔劑，擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無絨毛，微纖維 數(shù)量:100（12" L x 12" W） 包裝:袋
8243-W X(25) 功能描述:化學(xué)物質(zhì) OPTICAL WIPE 25 PER BOX RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8243-WX25 功能描述:WIPE OPTICAL INDIVIDUAL PACKS RoHS:是 類別:靜電控制，ESD，無塵室產(chǎn)品 >> 處理劑，清潔劑，擦拭布 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 處理劑/清潔劑類型:清潔布 使用:電子設(shè)備 技術(shù)規(guī)格:無絨毛，微纖維 數(shù)量:100（12" L x 12" W） 包裝:袋
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*