參數(shù)資料
型號(hào): W83C554F
英文描述: W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208
中文描述: W83C554F高度集成的系統(tǒng)的I / O控制器的Power PC商標(biāo)(南橋)
文件頁(yè)數(shù): 6/159頁(yè)
文件大小: 3991K
代理商: W83C554F
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
W83C553F
TABLE OF CONTENTS
Preface
............................................................................................................................................... 1
1.0
General Information................................................................................................... 5
1.1
Features .................................................................................................................... 5
1.2
General Description................................................................................................... 7
1.3
Stylistic Conventions Used in this Manual.................................................................. 9
2.0
Pin Descriptions
................................................................................................................... 10
2.1
Pin Assignments........................................................................................................ 10
2.2
Pin Description........................................................................................................... 13
3.0
System Architecture
............................................................................................................. 28
3.1
Overview................................................................................................................... 28
3.2
Active State............................................................................................................... 29
3.3
Bus Structures ........................................................................................................... 30
3.4
PCI-to-ISA Bridge...................................................................................................... 31
3.5
PCI Bus Cycles.......................................................................................................... 31
3.6
PCI I/O Read Cycle ................................................................................................... 34
3.7
PCI I/O Write Cycle ................................................................................................... 35
3.8
PCI Configuration Read Cycle ................................................................................... 36
3.9
PCI Configuration Write Cycle................................................................................... 37
3.10
PCI Memory Read ..................................................................................................... 38
3.11
PCI Memory Write..................................................................................................... 39
3.12
PCI Memory Read Line.............................................................................................. 40
3.13
PCI Memory Write and Invalidate.............................................................................. 40
3.14
Transaction Termination ............................................................................................ 41
3.14.1
PCI Disconnect With Data Transfer Timing................................................ 41
3.14.2
PCI Disconnect Without Data Transfer Timing ........................................... 42
3.14.3
PCI Target Abort Timing ............................................................................ 43
3.14.4
PCI Preemption Timing.............................................................................. 44
3.14.5
PCI Master Abort Timing............................................................................ 45
3.15
IDE Interface Operation............................................................................................. 46
3.16
PIO Transfers ............................................................................................................ 47
3.17
32-Bit Data Transfers................................................................................................. 48
3.18
Bus Master Transfers................................................................................................. 49
3.19
82C59A Interrupt Controller ....................................................................................... 49
3.20
82C37A DMA Controller............................................................................................. 49
3.21
82C54 Counter/Timer ................................................................................................ 50
3.22
PCI Arbiter................................................................................................................. 50
3.23
Break Events............................................................................................................. 51
3.24
CPU Modes (X86 or PowerPC) .................................................................................. 51
4.0
Register Information
............................................................................................................ 52
4.1
PCI Configuration Space - ISA Bridge Registers (Function 0) .................................... 54
4.1.1
Function 0 Header Registers...................................................................... 54
4.1.2
Function 0 Control Registers...................................................................... 58
4.2
ISA Bridge (Function 0) I/O Registers ........................................................................ 78
4.2.1
DMA Controller I/O Registers..................................................................... 78
4.2.2
Programmable Interrupt Controller (PIC) Registers .................................... 93
4.2.3
Counter/Timer I/O Registers....................................................................... 101
4.2.4
Miscellaneous I/O Control Registers........................................................... 105
4.3
PCI Configuration Space - Bus Master IDE Registers (Function 1)............................ 109
4.3.1 Function 1 Header Registers............................................................................. 111
Table of Contents
WINBOND SYSTEMS LABORATORY
3
相關(guān)PDF資料
PDF描述
W83L519D Peripheral Miscellaneous
W86C451 UART
W86C452 UART
W86F3448D LC86F3548A
W86F3448M LC86F3548A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W83C554FY 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller
W83E14 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA
W83L177R 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
W83L197R-16 制造商:WINBOND 制造商全稱:Winbond 功能描述:2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK
W83L351 制造商:WINBOND 制造商全稱:Winbond 功能描述:ExpressCard⑩ Power Interface Switch