- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361795 > W83C554F W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 PDF資料下載
參數(shù)資料
| 型號： | W83C554F |
| 英文描述： | W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 |
| 中文描述： | W83C554F高度集成的系統(tǒng)的I / O控制器的Power PC商標(biāo)（南橋） |
| 文件頁數(shù)： | 129/159頁 |
| 文件大?。?/td> | 3991K |
| 代理商： | W83C554F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁當(dāng)前第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
W83C553F
Bit Description
:
Bit 31:
Bit 30:
Electrical Specifications
WINBOND SYSTEMS LABORATORY
126
Reserved. This bit is hardwired to 0b.
IDE_IRQB. This is the IDE_IRQB input signal. It reflects the unbuffered state of the IDE_IRQB
input.
Reserved. This bit is hardwired to 0b.
IDE_IRQA. This is the IDE_IRQA input signal. It reflects the unbuffered state of the IDE_IRQA
input.
Reserved. This bit is hardwired to 0b.
RA[10:0]. These bits control the read-ahead duration for the IDE interface. Read-ahead
duration is defined as the number of 16-bit IDE data reads that will be prefetched independent
of any PCI bus cycles. The actual read ahead count will equal the programmed value plus one
cycle. The default value is 0FFh (255 decimal + 1) for 256 16-bit IDE cycles (512 bytes).
Reserved. These bits are hardwired to 0000b.
LEGIRQ. This bit and bit 2 of the Programming Interface Register control the interrupt
destination for both the IDE ports, in association with function 0 IDE_Interrupt_Routing_Control
_Register (43H) . The default value of function 0, IDE Interrupt Routing Control Register is EFh,
indicating primary port interrupt goes to IRQ 14, and secondary interrupt goes to IRQ15. When
LEGIRQ=1, for using legacy interrupts, the function 0 IDE_Interrupt_Routing Control Register
should be programmed to value 0, indicating legacy interrupt internal routing to INTC# and/or
INTD# are desired, as shown below. The default state is 0b.
LEGIRQ
P1N/L#
IDEIRQA
0
x
IRQ14
1
0
INTC#
1
1
INTC#
Reserved. These bits are hardwired to 0b.
Reserved.
Reserved. This bit is hardwired to 0b.
P1F16. Port 1 Fast 16 controls the operation of Port 1 (secondary port) when executing 16 bit
PIO cycles on the PCI bus. When reset (0b), all 16 bit cycles to Port 1 will operate using the
default 8-bit timing (Mode 0 compatible). Also, posted writes, read ahead and IDE_IOCHRDY
will be disabled for 16-bit cycles. When set to 1b, 16-bit cycles will operate using the
programmed speed setting, while posted writes, read ahead, and IDE_IOCHRDY will be
supported as programmed in the applicable Port x Drive x Control Register. Bit 5 is cleared to
a 0b after reset or if the secondary port receives a soft reset, defined as any time the secondary
port device control register (default address 376h) is written with bit 2 a 1b.
P1EN. This is the secondary port enable bit. When set and IOEN is set in the Control Register,
I/O cycles to the secondary port will be claimed and executed. When 0b or IOEN is 0b, all
secondary port cycles will be ignored. The default value of this bit is "1."
Reserved. These bits are hardwired to 0b.
P0F16. Port 0 Fast 16 functions the same as bit 5, but for Port 0 (Primary Port). Similarly, this
bit is cleared any time the primary port device control register (default address 3F6h) is written
with bit 2 a 1b.
P0EN. This is the primary port enable bit. When set and IOEN in the Control Register is
enabled, I/O cycles to the primary port will be claimed and executed. When 0b or IOEN is 0b,
all primary port cycles will be ignored. The default value of this bit is 1b.
Bit 29:
Bit 28:
Bit 27:
Bits [26:16]:
Bits [15:12]:
Bit 11:
IDEIRQB
IRQ15
INTD#
INTC#
Bit [10:8]:
Bit 7:
Bit 6:
Bit 5:
Bit 4:
Bit [3:2]:
Bit 1:
Bit 0:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83L519D | Peripheral Miscellaneous |
| W86C451 | UART |
| W86C452 | UART |
| W86F3448D | LC86F3548A |
| W86F3448M | LC86F3548A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83C554FY | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller |
| W83E14 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA |
| W83L177R | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK |
| W83L197R-16 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK |
| W83L351 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ExpressCard⑩ Power Interface Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。