- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361795 > W83C554F W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 PDF資料下載
參數(shù)資料
| 型號(hào)： | W83C554F |
| 英文描述： | W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 |
| 中文描述： | W83C554F高度集成的系統(tǒng)的I / O控制器的Power PC商標(biāo)（南橋） |
| 文件頁(yè)數(shù)： | 50/159頁(yè) |
| 文件大?。?/td> | 3991K |
| 代理商： | W83C554F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
W83C553F
3.16 PIO Transfers
When transferring data with the PIO protocol, I/O read/write cycles are executed on the IDE interface and PIO transfers are
executed on the PCI bus. The IDE interface address and chip select signals will only change when a decoded cycle is
detected on the PCI bus. This minimizes IDE interface switching and EMI noise. Once a 16 or 32 bit cycle to a data port is
detected, the W83C553F will setup the proper address and chip selects. Once the address setup time has been met,
IDEIOR[A:B]# or IDEIOW[A:B]# will be asserted and held on until the on command time has been met. The W83C553F
will then de-assert IDEIOR[A:B]# or IDEIOW[A:B]# and hold the addresses and chip selects stable. If read ahead or posted
writes are enabled for this device, read or write cycles will be executed at the programmed on/off timing until the read ahead
buffer is full, the read ahead count is complete, or the posted write buffer is empty. This will maximize the IDE interface
performance because the address setup and hold timing will only add overhead at the beginning and end of a block transfer.
All timing in between is controlled by the command on/off times or the host throughput which ever is slower. The
IDEIOR[A:B]# / IDEIOW[A:B]# signals will never be asserted (cycle committed) if the FIFO is full/empty.
If an 8 bit cycle to a different register is decoded on the PCI bus while read ahead is active, the read ahead buffer will be
preserved, the read ahead will pause and the 8 bit cycle will be executed. Once the 8 bit cycle is completed the read ahead
will resume if a 16 or 32 bit data port read is decoded on the PCI bus. This allows for the host to check the status register
during a data transfer without loosing data.
If an 8 bit cycle to a different register is decoded on the PCI bus while posted write is active, the posted write buffer will be
written to the IDE device while inserting wait states to the PCI bus. Once the write buffer is empty, the 8 bit cycle will be
executed.
The IDE interface and buffers will not be affected by the W83C553F configuration cycle accesses.
During data port read cycles with read ahead active, if an interrupt is detected on the IDE interface it will not be passed to the
PCI bus until the data buffer is empty.
The 16-byte PIO FIFO allows the two channels to transfer data simultaneously without corrupting data between the channels.
Past dual port chips required that interrupts be disabled during a data transfer because only one data FIFO existed and being
interrupted out of a transfer to access the second port caused the read ahead/posted write data in the FIFO to be lost or
corrupted.
All accesses to configuration registers and all 8 bit IDE accesses will be executed in the real time (read ahead and posted
write not used). Only 16 and 32 bit cycles to an IDE data register will support read ahead or posted writes.
Electrical Specifications
WINBOND SYSTEMS LABORATORY
47
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83L519D | Peripheral Miscellaneous |
| W86C451 | UART |
| W86C452 | UART |
| W86F3448D | LC86F3548A |
| W86F3448M | LC86F3548A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83C554FY | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller |
| W83E14 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA |
| W83L177R | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK |
| W83L197R-16 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK |
| W83L351 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ExpressCard⑩ Power Interface Switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。