- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361795 > W83C554F W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 PDF資料下載
參數(shù)資料
| 型號(hào)： | W83C554F |
| 英文描述： | W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 |
| 中文描述： | W83C554F高度集成的系統(tǒng)的I / O控制器的Power PC商標(biāo)（南橋） |
| 文件頁(yè)數(shù)： | 52/159頁(yè) |
| 文件大?。?/td> | 3991K |
| 代理商： | W83C554F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
W83C553F
3.18 Bus Master Transfers
When operating as a bus master on the PCI bus, DMA cycles will be executed on the IDE interface. In this mode, once the
BMEN bit of the Bus Master Control Register is set the W83C553F will de-assert the chip selects for that port and respond to
DRQ as defined above. If an interrupt is generated on the IDE interface, it will be delayed for IDE device to memory
transfers until the FIFO is empty (written to memory). The IDEIOW[A:B]#/IDEIOR[A:B]# will be held high and not
asserted (pause) any time that the FIFO is empty/full.
To maximize the PCI bus bandwidth, the bus master FIFO is independent of the PIO FIFOs. It is 64 bytes deep which allows
the W83C553F to burst transfers of 8 double words consistently. This allows the use of the Memory Read Line and Memory
Write And Invalidate commands.
If both ports operate in the bus master mode, they will share the same FIFO and a fairness arbitration will be employed to
guarantee both ports have transfer time slices.
Using this protocol to transfer data relieves the System CPU overhead by 90% typically. This is achieved because the CPU
only needs to send the command to the target IDE device, set up the bus master PRD table, and program the bus master
register set. There will only be one interrupt per command to service, whereas PIO commands require one interrupt per
sector or block of sectors, and the CPU must manually transfer all data.
PCI bus utilization is also reduced by up to 90% over the standard PIO protocol. The bus master core can transfer one sector
of data with less than 6 microseconds of active bus time, regardless of the IDE device transfer rate. The same PIO transfer
requires over 150 microseconds of active bus time, when using a Mode 0 IDE device.
3.19 82C59A Interrupt Controller
Two interrupt controllers are included in the W83C553F, and are internally cascaded to handle a total of 15 interrupt
channels. IRQ0 is internally connected to OUT0, of the 82C54 counter/timer. Typically, an interrupt is generated by the
rising edge of an IRQ signal. However, IRQ8 and IRQ13 are fixed to trigger on the falling edge, allowing direct connection
to the real time clock interrupt (IRQ8#), or Pentium CPU floating point error signal (FERR#). Also, RX 4D0h and RX 4D1h
can be programmed to change the IRQs from edge sensitive to level sensitive interrupts. All external IRQ lines are internally
pulled-up to eliminate noises on unconnected request pins. I/O port and channel definition matches that of the IBM PC/AT
requirement.
3.20 82C37A DMA Controller
Two 82C37A DMA controllers are integrated into the W83C553F. Each controller is a four channel DMA device,
generating memory addresses and control signals necessary to transfer information between a peripheral device and memory,
without CPU intervention.
The two controllers are cascaded to provide four DMA channels permitting 8-bit peripheral device data transfers. Three
channels permit 16-bit peripheral device data transfers. The I/O port and channel definition matches that of the IBM PC/AT
requirement.
Type A, B and F DMA are supported in the W83C553F. Both DMA controllers support full 32-bit addressing and
scatter/gather transfer capability.
Electrical Specifications
WINBOND SYSTEMS LABORATORY
49
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83L519D | Peripheral Miscellaneous |
| W86C451 | UART |
| W86C452 | UART |
| W86F3448D | LC86F3548A |
| W86F3448M | LC86F3548A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83C554FY | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller |
| W83E14 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA |
| W83L177R | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK |
| W83L197R-16 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK |
| W83L351 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ExpressCard⑩ Power Interface Switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。