- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361795 > W83C554F W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 PDF資料下載
參數(shù)資料
| 型號(hào)： | W83C554F |
| 英文描述： | W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 |
| 中文描述： | W83C554F高度集成的系統(tǒng)的I / O控制器的Power PC商標(biāo)（南橋） |
| 文件頁(yè)數(shù)： | 34/159頁(yè) |
| 文件大?。?/td> | 3991K |
| 代理商： | W83C554F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
W83C553F
3.4
The W83C553F PCI System I/O provides the PCI bus interface functions. It contains both PCI master and slave bus
bridging. When PIBGNT# is asserted, the master bridge translates an ISA master or DMA cycle to the PCI bus, based on the
ISA Address Decoder status. When PIBGNT# is de-asserted, the slave bridge accepts these cycles, initiated from the PCI
bus, and targeted to the W83C553F's internal registers or ISA bus. The PCI Address Decoder supports the slave bridge in
processing the PCI master initiated cycles. The cycles are then forwarded to the ISA bus interface for translation onto the
ISA bus.
As a PCI slave, the W83C553F responds to both I/O and memory transactions. It always target-terminates after the first data
phase of a bursting cycle. It also converts a single interrupt acknowledge cycle into two cycles for the two internal 82C59s.
The W83C553F functions as the subtractive decoder in a PCI/ISA system by accepting all accesses not positively decoded by
some other device. This function only applies to the low 64 K I/O or low 16 M memory accesses.
The W83C553F positively decodes I/O addresses for internal registers by asserting DEVSEL# on the medium timing. In the
x86 mode, the keyboard controller and RTC are subtractively decoded.
As long as PIBGNT# is asserted, the PCI master bridge, on behalf of DMA devices or ISA Masters, drives the PCI
address/data, C/BE[3:0]# and PAR signals. When MEMR# or MEMW# is asserted, the W83C553F sends FRAME# and
IRDY# to the PCI bus if the targeted memory is not on the ISA side. Addresses and commands are valid during the address
phase, while PAR is asserted one clock later. The W83C553F always activates FRAME# for 2 PCLKs because it does not
conduct bursting cycles for PCI-to-ISA reads or writes.
The ISA Address Decoder determines the destination of the ISA master or DMA devices. It provides the following options,
as defined in Registers 48h to 4Bh:
Memory space 0 - 512KB
Memory space 512 KB - 640 KB
Video Buffer memory space 640 KB - 768 KB
Expansion ROM memory space 768 KB - 896 KB, in eight 16 KB sections
Lower BIOS memory space 896 KB - 960 KB
Memory space within 1 MB - x MB - 16 MB. Not accessible to the PCI bus.
Memory space less than 16 MB automatically forwards to the PCI.
3.5
PCI Bus Cycles
The PCI bus cycle can be split into two phases, the address phase and the data phase. The address phase of a PCI cycle is
defined as the first rising clock edge when FRAME# is asserted. On this clock edge, C/BE[3:0]# contains the bus command
that defines the PCI bus cycle, AD [31:0] contains a valid address, and IDSEL will be stable and valid if it is a configuration
cycle. All subsequent clocks comprise the data phase until the cycle is complete. If this cycle is claimed, DEVSEL# will be
asserted.
Electrical Specifications
WINBOND SYSTEMS LABORATORY
31
PCI-to-ISA Bridge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83L519D | Peripheral Miscellaneous |
| W86C451 | UART |
| W86C452 | UART |
| W86F3448D | LC86F3548A |
| W86F3448M | LC86F3548A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83C554FY | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller |
| W83E14 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA |
| W83L177R | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK |
| W83L197R-16 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK |
| W83L351 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ExpressCard⑩ Power Interface Switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。