- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368046 > PLI9080 (Electronic Theatre Controls, Inc.) PCI I/O ACCELERATOR PDF資料下載
參數(shù)資料
| 型號： | PLI9080 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI I/O ACCELERATOR |
| 中文描述： | 的PCI I / O加速器 |
| 文件頁數(shù)： | 96/133頁 |
| 文件大?。?/td> | 883K |
| 代理商： | PLI9080 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當(dāng)前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
SECTION 5
PCI 9080
PIN DESCRIPTION
PLX Technology, Inc., 1997
Page 88
Version 0.93
5.3 C BUS MODE PINOUT
Table 5-5. C Bus Mode Interface Pin Description
C Mode Bus
Symbol
Signal Name
Total
Pins
Pin
Type
Pin
Number
Function
ADS#
Address Strobe
1
I/O
TS
12 mA
154
Indicates a valid address and the start of a new bus access. Asserted for
the first clock of a bus access.
BLAST#
Burst Last
1
I/O
TS
8 mA
155
Signal driven by the current local bus master to indicate the last transfer
in a bus access.
BTERM#
Burst Terminate
1
I
146
For processors that burst up to 4 Lwords. If BTERM# is disabled
through the PCI 9080 configuration registers, the PCI 9080 also bursts
up to 4 Lwords. If enabled, the PCI 9080 continues to burst until a
BTERM# input is asserted. BTERM# is a ready input that breaks up a
burst cycle and causes another address cycle to occur. Used in
conjunction with the PCI 9080 programmable wait state generator.
DEN#
Data Enable
1
O
TS
12 mA
145
Used in conjunction with DT/R# to provide control for data transceivers
attached to the local bus.
DT/R#
Data Transmit/Receive
1
O
TS
12 mA
138
Used in conjunction with DEN# to provide control for data transceivers
attached to the local bus. When asserted, the signal indicates the PCI
9080 receives data.
LW/R#
Write/Read
1
I/O
TS
12 mA
137
Asserted low for reads and high for writes.
LLOCK#
Bus Lock
1
I
153
Indicates an atomic operation that may require multiple transactions to
complete. Used by the PCI 9080 for direct local access to the PCI bus.
LA[31:2]
Address Bus
30
I/O
TS
8 mA
136, 135,
133-125,
122-115,
113-106,
103-101
Carries the upper 30 bits of the physical address bus. During bursts,
LA3 and LA2 increment to indicate successive data cycles.
LD[31:0]
Data Bus
32
I/O
TS
8 mA
177-182,
185-192,
194-207, 2-5
Carries 32, 16, or 8 bit data quantities depending on bus width
configuration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL0210A | PHASE LOCKED LOOP |
| PLL0210A | PHASE LOCKED LOOP |
| PLL0305A | Serial-Input Frequency Synthesizer |
| PLL1045A | Phase-Locked Loop |
| PLL1070A | PHASE LOCKED LOOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLI-A10 | 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le |
| PLIC/DUSB_PHY/AA | 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/DUSB_PHY/XX | 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/EZDMA/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/LITE/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。