參數(shù)資料
型號: PLI9080
廠商: Electronic Theatre Controls, Inc.
英文描述: PCI I/O ACCELERATOR
中文描述: 的PCI I / O加速器
文件頁數(shù): 20/133頁
文件大?。?/td> 883K
代理商: PLI9080
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 12
Version 0.93
Table 3-2. Long EEPROM Load Registers
EEPROM Offset
EEPROM Value
Description
0
9080
Device ID
2
10B5
Vendor ID
4
0680
Class Code
6
0001
Class Code, Revision
8
0000
Maximum Latency, Minimum Grant
A
0100
Interrupt Pin, Interrupt Line Routing
C
xxxx
MSW of Mailbox 0 (User Defined)
E
xxxx
LSW of Mailbox 0 (User Defined)
10
xxxx
MSW of Mailbox 1 (User Defined)
12
xxxx
LSW of Mailbox 1 (User Defined)
14
FFF0
MSW of Range for PCI to Local Address Space 0 (1 MB)
16
0000
LSW of Range for PCI to Local Address Space 0 (1 MB)
18
1000
MSW of Local Base Address (Remap) for PCI to Local Address Space 0
1A
0001
LSW of Local Base Address (Remap) for PCI to Local Address Space 0
1C
11E4
MSW of Local Arbitration Register
1E
0000
LSW of Local Arbitration Register
20
0000
MSW of Local Bus Big/Little Endian Descriptor Register
22
0000
LSW of Local Bus Big/Little Endian Descriptor Register
24
FFF0
MSW of Range for PCI to Local Expansion ROM
26
0000
LSW of Range for PCI to Local Expansion ROM
28
1000
MSW of Local Base Address (Remap) for PCI to Local Expansion ROM
2A
0010
LSW of Local Base Address (Remap) for PCI to Local Expansion ROM
2C
4DC3
MSW of Bus Region Descriptors for PCI to Local Accesses
2E
04C3
LSW of Bus Region Descriptors for PCI to Local Accesses
30
FF00
MSW of range for Direct Master to PCI
32
0000
LSW of range for Direct Master to PCI
34
4000
MSW of Local Base Address for Direct Master to PCI Memory
36
0000
LSW of Local Base Address for Direct Master to PCI Memory
38
7000
MSW of Local Bus Address for Direct Master to PCI IO/CFG
3A
0000
LSW of Local Bus Address for Direct Master to PCI IO/CFG
3C
0000
MSW of PCI Base Address (Remap) for Direct Master to PCI
3E
183F
LSW of PCI Base Address (Remap) for Direct Master to PCI
40
0000
MSW of PCI Configuration Address Register for Direct Master to PCI IO/CFG
42
0000
LSW of PCI Configuration Address Register for Direct Master to PCI IO/CFG
Note: There are 60 unused bytes in the
EEPROM
that can be used for user-defined applications.
相關(guān)PDF資料
PDF描述
PLL0210A PHASE LOCKED LOOP
PLL0210A PHASE LOCKED LOOP
PLL0305A Serial-Input Frequency Synthesizer
PLL1045A Phase-Locked Loop
PLL1070A PHASE LOCKED LOOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLI-A10 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le
PLIC/DUSB_PHY/AA 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/DUSB_PHY/XX 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/EZDMA/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/LITE/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature)