參數(shù)資料
型號: PLI9080
廠商: Electronic Theatre Controls, Inc.
英文描述: PCI I/O ACCELERATOR
中文描述: 的PCI I / O加速器
文件頁數(shù): 36/133頁
文件大?。?/td> 883K
代理商: PLI9080
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 28
Version 0.93
3.10 INTERRUPTS
LINTo#
DMA Ch 0 Done
DMA Ch 1 Done
Doorbells
Mailboxes
BIST
Messaging Queue
X9
X4
[17]
[7]
[23]
X2
OR
X3
X8
X6
OR
X7
OR
DMA Ch 1
Terminal Count
LSERR#
Master Abort
256 Retrys
Target Abort
Parity Error
Messaging Queue
Doorbells
Master Abort
256 Retrys
Target Abort
LINTi#
Messaging Queue
[1]
[0]
X1
OR
[12]
OR
[9]
[10]
[11]
OR
[12]
OR
X5
INTA#
DMA Ch 0 Done
DMA Ch 0
Terminal Count
X4
X2
OR
X3
DMA Ch 1 Done
X8
X6
OR
X7
DMA Ch 1
Terminal Count
DMA Ch 0
Terminal Count
[8]
[16]
The # represent the bit # of register (LOC [E8h])
X1 = Bit [7:6] of register (LOC [168h])
X2 = Bit [10] of register (LOC [100h])
X3 = Bit [2] of register (LOC [E110h])
X4 = Bit [18] of register (LOC [E8h]) & Bit [17] of register (LOC [100h])
X5 = Bit [5:4] of register (LOC [168h])
X6 = Bit [10] of register (LOC [114h])
X7 = Bit [2] of register (LOC [124h])
X8 = Bit [19] of register (LOC [E8h]) & Bit [17] of register (LOC [114h])
X9 = Bit [3] of register (LOC [B0h]) & Bit [3] of register (LOC [B4h])
For X4 & X8, if the bit [17]='0' then LINTo# is generated and
if the bit [17]='1' then INTA# is generated.
Figure 3-11. Interrupt and Error Sources
3.10.1 PCI Interrupts (INTA#)
A PCI 9080 PCI Interrupt (INTA#) can be generated by
one of the following:
Local to PCI doorbell register
Local interrupt input
Master/target abort status condition
DMA Ch 0/Ch 1 Done
DMA Ch 0/Ch 1 Terminal Count reached
Messaging Outbound Post Queue Not Empty
INTA#, or individual sources of an interrupt, can be
enabled or disabled with the PCI 9080 Interrupt
Control/Status Register. The Interrupt Control/Status
Register also provides interrupt status for each source of
the interrupt.
The PCI 9080 PCI bus interrupt is level output. An
interrupt can be cleared by disabling an interrupt
enable bit or clearing the cause(s) of the interrupt.
3.10.1.1 Local Interrupt Input
Asserting Local bus input pin LINTi# can generate a PCI
bus interrupt. The PCI host processor can read the PCI
9080 Interrupt Control/Status Register to determine that
an interrupt is pending due to the LINTi# pin being
asserted.
The interrupt remains asserted as long as the LINTi# pin
is asserted and the Local Interrupt input is enabled.
Adapter specific action can be taken by the PCI host
processor to cause the local bus to release LINTi#.
3.10.1.2 Master/Target Abort Interrupt
The PCI 9080 sets the master abort or target abort
status bit in the PCI configuration register when it
detects a master or target abort. These status bits cause
PCI INTA# to be asserted if interrupts are enabled.
The interrupt remains asserted as long as the master or
target abort bits remain set in the PCI Configuration
Status Register and master/target abort interrupt is
enabled. Use a PCI Type 0 configuration access or a
相關(guān)PDF資料
PDF描述
PLL0210A PHASE LOCKED LOOP
PLL0210A PHASE LOCKED LOOP
PLL0305A Serial-Input Frequency Synthesizer
PLL1045A Phase-Locked Loop
PLL1070A PHASE LOCKED LOOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLI-A10 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le
PLIC/DUSB_PHY/AA 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/DUSB_PHY/XX 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/EZDMA/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/LITE/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature)