參數(shù)資料
型號： PLI9080
廠商： Electronic Theatre Controls, Inc.
英文描述： PCI I/O ACCELERATOR
中文描述： 的PCI I / O加速器
文件頁數(shù)： 92/133頁
文件大?。?/td> 883K
代理商： PLI9080
SECTION 5
PCI 9080
PIN DESCRIPTION
PLX Technology, Inc., 1997
Page 84
Version 0.93
5.2 PINOUT COMMON TO ALL BUS MODES
Table 5-1. Power and Ground Pin Description
Symbol
Signal Name
Total
Pins
Pin
Type
Pin
Number
Function
TEST
Test
1
I
49
Test Pin. Pull high for test, low for normal operation. When TEST is
pulled high, all outputs except USERO (pin 27) are placed in tri-state.
USERO provides a NAND-TREE output when TEST is pulled high.
PCIVOLT
PCI Voltage Select
1
I
170
High = Select 5 V PCI interface, Low = Select 3.3 V PCI interface.
VDDL (Core)
Power (+5 V)
6
I
53, 68, 105,
144, 157, 167
Five volt power supply pins for Core.
Liberal .01 μF to .1 μF decoupling capacitors should be placed near the
PCI 9080.
VDDH (PCI)
Power
(+5 V or +3.3 V)
3
I
38, 60, 83
Power supply pins for PCI bus pins.
Liberal .01 μF to .1 μF decoupling capacitors should be placed near the
PCI 9080.
VDDH
(Local)
Power
(+5 V)
3
I
1, 124, 184
Power supply pins for local bus pins.
Liberal .01 μF to .1 μF decoupling capacitors should be placed near the
PCI 9080.
VSS
Ground
20
I
22, 37, 45, 52,
59, 67, 75, 82,
90, 98, 104,
114, 123,
134, 143, 156,
166,
183, 193, 208
Ground pins.
Table 5-2. EEPROM Interface Pin Description
Symbol
Signal Name
Total
Pins
Pin
Type
Pin
Number
Function
EECS
EEPROM Chip Select
1
O
TP
8 mA
176
EEPROM chip select.
EEDI
EEPROM Data IN
1
O
TP
8 mA
172
Write data to EEPROM.
EEDO
EEPROM Data OUT
1
I
171
Read data from EEPROM.
EESK
Serial Data Clock
1
O
TP
8 mA
173
EEPROM clock.
SHORT#
Load Short
1
I
174
When active low, only five 32-bit registers are loaded from the EEPROM.
When active high, all local configuration registers are also loaded from
EEPROM.
EESEL
EEPROM Select
1
I
175
When high, use 93CS46 (1K bit) EEPROM.
When low, use 93CS56 (2K bit) EEPROM.
Note: The EEPROM interface operates at the Core voltage (+5 V). The PCI 9080 requires the use of a serial EEPROM
that can operate up to 1 MHz.
相關(guān)PDF資料
PDF描述
PLL0210A PHASE LOCKED LOOP
PLL0210A PHASE LOCKED LOOP
PLL0305A Serial-Input Frequency Synthesizer
PLL1045A Phase-Locked Loop
PLL1070A PHASE LOCKED LOOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLI-A10 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le
PLIC/DUSB_PHY/AA 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/DUSB_PHY/XX 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/EZDMA/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/LITE/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*