<form id="hs6ss"><form id="hs6ss"></form></form>
    • 參數(shù)資料
      型號(hào): PLI9080
      廠商: Electronic Theatre Controls, Inc.
      英文描述: PCI I/O ACCELERATOR
      中文描述: 的PCI I / O加速器
      文件頁(yè)數(shù): 91/133頁(yè)
      文件大小: 883K
      代理商: PLI9080
      第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
      SECTION 5
      PCI 9080
      PIN DESCRIPTION
      PLX Technology, Inc., 1997
      Page 83
      Version 0.93
      5. PIN DESCRIPTION
      5.1 PIN SUMMARY
      The tables in this section describe the PCI 9080 pins.
      Table 5-1 through Table 5-4 provide pin information
      common to all three local bus
      modes of operation (that
      is, C, J, and S modes):
      Power and Ground Pin Description
      EEPROM Interface Pin Description
      PCI System Bus Interface Pin Description
      Local Bus Mode and Processor Independent
      Interface Pin Description
      The pins in Table 5-5 through Table 5-7 correspond to
      the local bus modes of the PCI 9080:
      C Bus Mode Interface Pin Description
      (32-bit address/32-bit data, nonmultiplexed)
      J Bus Mode Interface Pin Description
      (32-bit address/32-bit data, multiplexed)
      S Bus Mode Interface Pin Description
      (32-bit address/16-bit data, multiplexed)
      The following pins have internal pull-ups:
      ADMODE, BIGEND#, BTERM#, DREQ0#, DREQ1#,
      EEDO, EESEL, LINTi#, LLOCK#, LRESETi#, NB#,
      PCIVOLT, READYi#, S[2:0], and SHORT#.
      The following pins have internal pull-downs:
      BREQ, LHOLDA, TEST, USERI, and WAITI#.
      For a visual view of the chip pin layout, refer to
      Figure 7-3, “9080 PIN OUT (S Mode, J Mode, and
      C Mode),”
      in
      Section
      7,
      Dimensions.”
      “Package
      Mechanical
      The following abbreviations are used in the tables:
      I/O
      Input and Output Pin
      I
      Input Pin Only
      O
      Output Pin Only
      TS
      Tri-state Pin
      OC
      Open Collector Pin
      TP
      Totem Pole Pin
      STS
      Sustained Tri-state Pin, driven high
      for 1 CLK before float
      DTS
      Driven Tri-state Pin, driven high
      for 1/2 CLK before float
      Design Notes: PULL up/down (use 3 k
      - 10 k
      ).
      All local bus internal pull-ups go through a 2 k
      resistor.
      All local bus internal pull-downs go through a 100 k
      resistor.
      All local tri-state I/O pins should have external pull-ups.
      Unspecified pins are not connected.
      Note: For PCI Pins, DO NOT pull up or pull down any
      pins unless the PCI 9080 is being used in an embedded
      design. Refer to the
      PCI Local Bus Specification
      ,
      Revision 2.1, page 123.
      相關(guān)PDF資料
      PDF描述
      PLL0210A PHASE LOCKED LOOP
      PLL0210A PHASE LOCKED LOOP
      PLL0305A Serial-Input Frequency Synthesizer
      PLL1045A Phase-Locked Loop
      PLL1070A PHASE LOCKED LOOP
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      PLI-A10 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le
      PLIC/DUSB_PHY/AA 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
      PLIC/DUSB_PHY/XX 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
      PLIC/EZDMA/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature)
      PLIC/LITE/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature)