Chip Select Module
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
8-2
Freescale Semiconductor
8.1.3
Boot CS0 Operation
CS0 is enabled after reset and is used to access boot ROM. The memory port width of CS0 is defined by
the state of QSPI_CLK/BUSW1 and QSPI_CS0/BUSW0. These two bits should be configured to define
8.2
Chip Select Registers
Each chip select is controlled through two 32-bit registers. The chip select base registers (CSBR0–CSBR7)
are used to enable the chip select and to configure the base address, port size, bus interface type, and
address space. The chip select option registers (CSOR0–CSOR7) are used to configure the address mask,
additional setup/hold, extended burst capability, wait states, and read/write access.
Table 8-1. CSCR and CSOR Values after Reset
Offset
Name
Chip Select Register
Reset
+ 0x040
CSBR0 CS base register 0
0x0000_0x011
1 The nibble shown as x resets as 00xx, where the undefined bits represent the
BW field. QSPI_CS0/BUSW0 and QSPI_CLK/BUSW1 program the bus width
for CS0 at reset
+ 0x044
CSOR0 CS option register 0
0xFFFF_F078
+ 0x048
CSBR1 CS base register 1
0x0000_1300
+ 0x04C
CSOR1 CS option register 1
0xFFFF_F078
+ 0x050
CSBR2 CS base register 2
0x0000_2300
+ 0x054
CSOR2 CS option register 2
0xFFFF_F078
+ 0x058
CSBR3 CS base register 3
0x0000_3300
+ 0x05C
CSOR3 CS option register 3
0xFFFF_F078
+ 0x060
CSBR4 CS base register 4
0x0000_4300
+ 0x064
CSOR4 CS option register 4
0xFFFF_F078
+ 0x068
CSBR5 CS base register 5
0x0000_5300
+ 0x06C
CSOR5 CS option register 5
0xFFFF_F078
+ 0x070
CSBR6 CS base register 6
0x0000_6300
+ 0x074
CSOR6 CS option register 6
0xFFFF_F078
+ 0x078
CSBR7 CS base register 7
0x0000_7700
+ 0x07C
CSOR7 CS option register 7
0xFFFF_F078