Physical Layer Interface Controller (PLIC)
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
13-24
Freescale Semiconductor
13.5.12 GCI Monitor Channel Receive Registers (P0GMR–P3GMR)
All bits in these registers are read only and are initialized to 0x00FF on hardware or software reset.
PnGMR are 16-bit registers containing the received monitor channel bits for each of the four receive ports
on the MCF5272.
A byte of monitor channel data received on a certain port is put into an associated register using the format
shown in
Figure 13-24. A maskable interrupt is generated when a byte is written into any of these four
registers.
15
11
10
9
8
7
0
Field
—
EOM
AB
MC
M
Reset
0000_0000_1111_1111
R/W
Read Only
Addr
MBAR + 0x360 (P0GMR); 0x362 (P1GMR); 0x364 (P2GMR); 0x366 (P3GMR)
Figure 13-24. GCI Monitor Channel Receive Registers (P0GMR–P3GMR)
Table 13-7. P0GMR–P3GMR Field Descriptions
Bits
Name
Description
15–11
—
Reserved, should be cleared.
10
EOM
End of message.
0 Default at reset.
1 Indicates to the CPU that an end-of-message condition has been recognized on the E bit. EOM is
automatically cleared when the PnGMR register has been read by the CPU.
9
AB
Abort.
0 Default at reset.
1 Indicates that the GCI controller has recognized an abort condition and is acknowledging the abort.
It is automatically cleared by the CPU when the PnGMR register has been read.
8
MC
Monitor change.
0 Default at reset.
1 Indicates to the CPU that the monitor channel data byte written to the respective PnGMR register
has changed and that the data is available for processing. Automatically cleared by the CPU when
the PnGMR register has been read. Clearing this bit by reading this register also clears the
aperiodic GMR interrupt.
7–0
M
Monitor channel data byte.