Electrical Characteristics
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
Freescale Semiconductor
23-23
23.9
PLIC Module: IDL and GCI Interface Timing Specifications
Table 23-17 shows timing for IDL master mode, PLIC ports 1, 2, and 3.
Figure 23-17. IDL Master Timing
Table 23-17. IDL Master Mode Timing, PLIC Ports 1, 2, and 3
Name
Characteristic
Min
Typ
Max
Unit
P1 1, 2
1 For most telecommunications applications the period should be set to 125 S. Refer to clock generator planning in PLIC
chapter.
2 Same as DCL0 and FSC0 if internal clock generator configured for pass-through mode.
DFSC[1:3] period
125
S
P2
Delay from rising edge of GDCL1_OUT to rising edge of DFSC[3:1]
—
20
nS
P3
Delay from rising edge of GDCL1_OUT to DFSC[3:1] Invalid (output Hold
2
—
nS
3 GDCL1_OUT must be less than 1/20th of the CPU operating frequency. This is to ensure minimum jitter to CODECs that may
be connected to Ports 1,2,3.
GDCL1_OUT clock period
20T
—
4 Based on generated GDCL1_OUT less than 1/20 of CPU clock frequency.
GDCL1_OUT pulse-width high
45
50
55
% of period
P6
4, 2 GDCL1_OUT pulse-width low
45
50
55
% of period
P7
Delay from rising edge of GDCL1_OUT to Low-Z and valid data on DOUT[1,3]
—
30
nS
P8
Delay from rising edge of GDCL1_OUT to DOUT[3:1] Invalid (Output Hold)
2
—
nS
P9
Delay from rising edge of GDCL1_OUT to High-Z on DOUT[1,3]
—
30
nS
P10
Data valid on DIN[1:3] before falling edge of GDCL1_OUT (setup time)
25
—
nS
P11
Data valid on DIN[1:3] after falling edge of GDCL1_OUT (hold time)
25
—
nS
DIN1, DIN3
DOUT1, DOUT3
GDCL1_OUT
P1
P4
P3
P5
P6
P7
P8
P9
P11
P10
P2
DFSC[3:1]