- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1952 > MCF5272VF66J (Freescale Semiconductor)IC MCU 32BIT 66MHZ 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MCF5272VF66J |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 19/544頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32BIT 66MHZ 196-MAPBGA |
| 標準包裝： | 126 |
| 系列： | MCF527x |
| 核心處理器： | Coldfire V2 |
| 芯體尺寸： | 32-位 |
| 速度： | 66MHz |
| 連通性： | EBI/EMI，以太網(wǎng)，I²C，SPI，UART/USART，USB |
| 外圍設(shè)備： | DMA，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器容量： | 16KB（4K x 32） |
| 程序存儲器類型： | ROM |
| RAM 容量： | 1K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 振蕩器型： | 外部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 196-LBGA |
| 包裝： | 托盤 |
Local Memory
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
Freescale Semiconductor
4-13
Table 4-8 describes CACR fields.
Table 4-8. CACR Field Descriptions
Bits
Name
Description
31
CENB
Enable cache.
0 Cache disabled. The cache is not operational, but data and tags are preserved.
1 Cache enabled.
30–29
—
Reserved, should be cleared.
28
CDPI
Disable CPUSHL invalidation.
0 Cache disabled
1 Cache enabled
27
CFRZ
Cache freeze. Allows the user to freeze the contents of the cache. When CFRZ is asserted line fetches
can be initiated and loaded into the line-fill buffer, but a valid cache entry can not be overwritten. If a given
cache location is invalid, the contents of the line-fill buffer can be written into the memory array while CFRZ
is asserted.
0 Normal operation
1 Freeze valid cache lines
26–25
—
Reserved, should be cleared.
24
CINVA
Cache invalidate all. Writing a 1 to this bit initiates entire cache invalidation. Note the caches are not
cleared on power-up or normal reset.
0 No invalidation is performed.
1 Initiate invalidation of the entire cache. The cache controller sequentially clears V in all sets.
Subsequent accesses stall until invalidation finishes, at which point, CINVA is automatically cleared.
This operation takes 64 clock cycles.
23–11
—
Reserved, should be cleared.
10
CEIB
Default noncacheable fill buffer. Determines if the fill buffer can store noncacheable accesses
0 Fill buffer not used to store noncacheable instruction accesses (16 or 32 bits).
1 Fill buffer used to store noncacheable accesses. The fill buffer is used only for normal (TT = 0)
instruction reads of a noncacheable region. Instructions are loaded into the fill buffer by a burst access
(same as a line fill). They stay in the buffer until they are displaced, so subsequent accesses may not
appear on the external bus.
Note that this feature can cause a coherency problem for self-modifying code. If CEIB = 1 and a
cache-inhibited access uses the fill buffer, instructions remain valid in the fill buffer until a
cache-invalidate-all instruction, another cache-inhibited burst, or a miss that initiates a fill.
9
DCM
Default cache mode. See Section 4.5.2.3, “Caching Modes.”
0 Default cacheable
1 Default noncacheable
8
DBWE
Default buffered write enable. Defines the default value for enabling buffered writes. Generally, enabled
buffered writes provide higher system performance but recovery from access errors can be more difficult.
For the ColdFire CPU, reporting access errors on operand writes is always imprecise and enabling
buffered writes simply further decouples the write instruction from the signaling of the fault
0 Termination of an operand write cycle on the processor's local bus is delayed until the external bus cycle
completes.
1 A local bus write cycle is terminated immediately and the operation buffered in the bus controller.
Operand write cycles are effectively decoupled between the processor's local bus and the external bus.
7–6
—
Reserved, should be cleared.
5
DWP
Default write protect.
0 Read and write accesses permitted
1 Write accesses not permitted
4–2
—
Reserved, should be cleared.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCF5275CVM166 | IC MCU 32BIT 166MHZ 256-MAPBGA |
| MCF53016CMJ240J | IC MCU 32BIT 128KB 256MAPBGA |
| MCF5307FT90B | IC MPU 32BIT COLDF 90MHZ 208FQFP |
| MCF5329CVM240 | IC MCU 32BIT 240MHZ 256-MAPBGA |
| MCF5372LCVM240 | IC MPU RISC 240MHZ 196-MAPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCF5272VF66R2 | 功能描述:微處理器 - MPU MCF5272 V2CORE 4KSRAM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MCF5272VF66R2J | 功能描述:32位微控制器 - MCU V2CORE 4KSRAM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MCF5272VM66 | 功能描述:微處理器 - MPU 66MHz 63MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MCF5272VM66 K75N | 制造商:FREESCALE-SEMI 功能描述: |
| MCF5272VM66J | 功能描述:32位微控制器 - MCU V2CORE 4KSRAM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。