參數(shù)資料
型號: LR4500
廠商: LSI Corporation
英文描述: Superscalar Microprocessor(超標(biāo)量微處理器)
中文描述: 超標(biāo)量微處理器(超標(biāo)量微處理器)
文件頁數(shù): 153/172頁
文件大?。?/td> 1142K
代理商: LR4500
ICEport Operations
9-21
When the Rx block receives the stop bit correctly, a LOW value in the bit
stream immediately following the stop bit will start the next frame. The
start bit must be allowed to begin quickly, since ICECLKp may be slower
than the clock that generates the data for ICERXp. In such a case, the
next received frame may start on the next sample ICECLKp.
9.6.4.2 Transmit (Tx) Block
The ICETXp signal is the ICEport serial data output and can carry new
data every 16 ICECLKp cycles. When there is no data for transmission,
ICETXp is held HIGH in an idle state. During this idle state, the TxRDY
bit in the Tx Status Register is set to one, which indicates that
transmission may be initiated by placing data in the Tx Data Register.
After data is written to the Tx Data Register, the ICEport clears the
TxRDY bit to zero.
Start bit transmission begins on the rising edge of ICECLKp and the first
data bit starts transmitting 16 ICECLKp clock cycles later. Every bit of the
transmitted frame has a width of 16 ICECLKp cycles. The Tx Data
Register LSB (bit 0) is transmitted just after the start bit; the MSB (bit 7)
is sent just before the stop bit. All data bits are transmitted true level, with
zeros sent as LOW values and ones sent as HIGH values.
The ICEport sets the TxRDY bit in the Tx Status Register when data bit 7
(the end of the byte) begins transmitting. As soon as TxRDY is set, the
next data byte to transmit can be written to the Tx Data Register. Writing
to the Tx Data Register while either data bit 7 or the stop bit is
transmitting ensures that the ICETXp signal will not be idle. If the next
data byte is not written to the Tx Data Register before the stop bit is
transmitted, the Tx block will idle for a number of ICECLKp cycles, until
new data is available in the Tx Data Register.
9.6.5 Clock Domains and Properties
Since data commonly moves between the ICECLKp domain and the Rx
clock domain, these two clocks must have frequencies within certain
limits. The difference between the ICECLKp frequency and the ICERXp
clock frequency may be no more than
±
1%, with ICERXp jitter margins
±
10% of the bit width. This jitter can originate from transmission cables
or different timing in LOW-to-HIGH and HIGH-to-LOW transitions.
相關(guān)PDF資料
PDF描述
LRC1220LTC750.025R Fractional Ohm
LRC Fractional Ohm
LRC1220H Fractional Ohm
LRC1220HTC1000.025R Fractional Ohm
LRC1220HTC1000.05R Fractional Ohm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LR4-550 功能描述:可復(fù)位保險絲 5.5A 20V 100A Imax RoHS:否 制造商:Bourns 電流額定值: 電阻:7.5 Ohms 最大直流電壓: 保持電流:0.1 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 跳閘電流:0.6 A 引線間隔: 系列:MF-PSHT 工作溫度范圍:- 40 C to + 125 C
LR4-550F 功能描述:可復(fù)位保險絲 5.5A 20V 100A Imax RoHS:否 制造商:Bourns 電流額定值: 電阻:7.5 Ohms 最大直流電壓: 保持電流:0.1 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 跳閘電流:0.6 A 引線間隔: 系列:MF-PSHT 工作溫度范圍:- 40 C to + 125 C
LR4-550R 功能描述:可復(fù)位保險絲 RoHS:否 制造商:Bourns 電流額定值: 電阻:7.5 Ohms 最大直流電壓: 保持電流:0.1 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 跳閘電流:0.6 A 引線間隔: 系列:MF-PSHT 工作溫度范圍:- 40 C to + 125 C
LR4-550R-2 功能描述:可復(fù)位保險絲 LR4-550R-2 RoHS:否 制造商:Bourns 電流額定值: 電阻:7.5 Ohms 最大直流電壓: 保持電流:0.1 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 跳閘電流:0.6 A 引線間隔: 系列:MF-PSHT 工作溫度范圍:- 40 C to + 125 C
LR4-550RAF 功能描述:可復(fù)位保險絲 5.5A STRAP Polyswitch PTC RESET RoHS:否 制造商:Bourns 電流額定值: 電阻:7.5 Ohms 最大直流電壓: 保持電流:0.1 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 跳閘電流:0.6 A 引線間隔: 系列:MF-PSHT 工作溫度范圍:- 40 C to + 125 C