Data Sheet
June 2001
DSP16410B Digital Signal Processor
Agere Systems Inc.
Agere Systems—Proprietary
Use pursuant to Company instructions
227
6 Software Architecture
(continued)
6.2 Registers
(continued)
Table 135. Program-Accessible (Register-Mapped) Registers by Type, Listed Alphabetically
(continued)
6.2.1 Directly Program-Accessible (Register-Mapped) Registers
(continued)
pllcon
Phase-lock loop control
(CORE0 only)
Phase-lock loop delay control
(CORE0 only)
Phase-lock loop frequency control
(CORE0 only)
Subroutine return
Program status words 0 and 1
Pointers 0 and 1 to X-memory space
Program trap return
Pointers 0—7 to Y-memory space
16
R/W
control
unsigned
off-core
Clocks
plldly
16
R/W
control
unsigned
off-core
Clocks
pllfrq
16
R/W
control
unsigned
off-core
Clocks
pr
20
16
20
20
20
R/W
R/W
R/W
R/W
R/W
address unsigned
c & s
address unsigned
address unsigned
address unsigned
core
core
core
core
core
XAAU
DAU
XAAU
XAAU
YAAU
psw0, psw1
pt0, pt1
ptrap
r0, r1, r2, r3,
r4, r5, r6, r7
rb0, rb1
unsigned
Circular buffer pointers 0 and 1
(begin address)
Circular buffer pointers 0 and 1
(end address)
BIO status/control
Core-to-core signal
Stack pointer
Timer running count 0 and 1
for Timer0 and Timer1
Timer control 0 and 1
for Timer0 and Timer1
Vector base offset
Viterbi support word
Multiplier input
High half of
x
(bits 31—16)
Low half of
x
(bits 15—0)
Multiplier input
High half of
y
(bits 31—16)
Low half of
y
(bits 15—0)
20
R/W
address unsigned
core
YAAU
re0, re1
20
R/W
address unsigned
core
YAAU
sbit
signal
sp
16
16
20
16
R/W
§§
W
R/W
R/W
c & s
control
address unsigned
data
unsigned
unsigned
off-core
off-core
core
off-core
BIO
MGU
YAAU
Timer
timer0, timer1
unsigned
timer0c, timer1c
16
R/W
control
unsigned
off-core
Timer
vbase
vsw
x
xh
xl
y
yh
yl
20
16
32
16
16
32
16
16
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
address unsigned
control
data
data
data
data
data
data
core
core
core
core
core
core
core
core
XAAU
DAU
DAU
DAU
DAU
DAU
DAU
DAU
unsigned
signed
signed
signed
signed
signed
signed
Register Name
Description
Size
(Bits)
R/W
Type
Signed
§
/
Unsigned
Core/
Off-Core
Function
Block
R indicates that the register is readable by instructions; W indicates the register is writable by instructions.
c & s means control and status.
§ Signed registers are in two’s complement format.
C indicates that the register is cleared and not set.
The IEN field (bit 14) of the
psw1
register is read only (writes to this bit are ignored).
§§ The VALUE[6:0] field (bits 6—0) are read only (writes to these bits are ignored).