
Data Sheet
June 2001
DSP16410B Digital Signal Processor
294
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
11 Timing Characteristics and Requirements
(continued)
11.10 PIU
(continued)
PSTRN is the logical OR of the PCSN input pin with the exclusive NOR of the PIDS and PODS input pins, i.e.,
PSTRN = PCSN
|
(PIDS ^ PODS).
It is assumed that the PRDYMD pin is logic low, configuring the PRDY pin as active-low.
Figure 84. Host Register Write (PAH, PAL, PCON, or HSCRATCH) Timing Diagram
Table 209. Timing Requirements for PIU Register Write Operations
Abbreviated Reference
t60
t61
t62
t63
t64
t65
t66
t67
t74
Parameter
Min
Max
—
—
—
—
—
—
—
—
12
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
PSTRN Pulse Width (high to low or low to high)
PADD Setup Time
(valid to low)
PADD Hold Time
(low to invalid)
PD Setup Time
§
(valid to high)
PD Hold Time
§
(high to invalid)
PSTRN Request Period (low to low)
PRWN Setup Time
(low to low)
PRWN Hold Time
§
(high to high)
PSTRN Hold (low to high)
max (2T
, 15)
5
5
6
5
max (5T
, 30)
0
0
1
T is the period of the internal clock (CLK).
Time to the falling edge of PIDS, PODS, or PCSN, whichever occurs last.
§ Time to the rising edge of PIDS, PODS, or PCSN, whichever occurs first.
Table 210. Timing Characteristics for PIU Register Write Operations
Abbreviated Reference
t68
t69
Parameter
Min
1
1
Max
12
12
Unit
ns
ns
PIBF Delay
(high to high)
PRDY Delay (low to valid)
Delay from the rising edge of PIDS, PODS, or PCSN, whichever occurs first.
PSTRN
PADD[3:0]
PRWN
PD[15:0]
PIBF
PRDY
t65
t60
t60
t61
t62
t74
t67
t64
t63
t68
t69
t66