Data Addendum
May 2001
DSP16410C Digital Signal Processor
Agere Systems Inc.
27
8 Timing Characteristics and Requirements
(continued)
8.4 Reset Circuit
The DSP16410C has three external reset pins: RSTN, TRST0N, TRST1N. At initial powerup or if any supply volt-
age (V
DD
1
,
V
DD
1A
,
or
V
DD
2)
falls below V
DD
MIN
*
, a device reset is required and RSTN, TRST0N, TRST1N must
be asserted simultaneously to initialize the device.
Note:
The TRST0N and TRST1N pins must be asserted even if the JTAG controller is not used by the application.
When both INT0 and RSTN are asserted, all output and bidirectional pins (except TDO, which 3-states by JTAG control) are put in a
3-state condition. With RSTN asserted and INT0 not asserted, EION, ERAMN, EROMN, EACKN, ERWN0, and ERWN1 outputs are driven
high. EA[18:0], ESEG[3:0], and ECKO are driven low.
Figure 10. Powerup and Device Reset Timing Diagram
Note:
The device needs to be clocked for at least six CKI cycles during reset after powerup. Otherwise, high cur-
rents may flow.
*
See Table 5 on page 14.
Table 16. Timing Requirements for Powerup and Device Reset
Abbreviated Reference
t8
t146
t153
Parameter
Min
7T
2T
—
Max
—
—
60
Unit
ns
ns
ns
RSTN, TRST0N, and TRST1N Reset Pulse (low to high)
V
DD
1, V
DD
1A
MIN to RSTN, TRST0N, and TRST1N Low
RSTN, TRST0N, and TRST1N Rise (low to high)
T = internal clock period (CKI).
Table 17. Timing Characteristics for Device Reset
Abbreviated Reference
t10
t11
Parameter
Min
—
—
Max
50
50
Unit
ns
ns
RSTN Disable Time (low to 3-state)
RSTN Enable Time (high to valid)
5-4010(F).r
V
DD
1,
V
DD
1A
RAMP
RSTN,
TRST0N,
TRST1N
OUTPUT
PINS
CKI
t11
V
OH
V
OL
V
IH
V
IL
t146
t10
t153
t8
V
DD
MIN