
Data Sheet
June 2001
DSP16410B Digital Signal Processor
194
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
4 Hardware Architecture
(continued)
4.16 Serial Interface Unit (SIU)
(continued)
4.16.15 Registers
(continued)
Table 116. STAT (SIU Input/Output General Status) Register
The memory address for this register is 0x4301E for SIU0 and 0x4401E for SIU1.
15—8
7
6
Reserved
OUFLOW
IOFLOW
Table 117. FSTAT (SIU Input/Output Frame Status) Register
The memory address for this register is 0x43020 for SIU0 and 0x44020 for SIU1.
15
14—8
OACTIVE
OFIX[6:0]
5
4
3
2
1
0
OFERR
IFERR
SODV
Reserved
SIBV
SIDV
Bit
Field
Value
Description
R/W
Reset
Value
0
0
15—8
7
Reserved
OUFLOW
0
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
Reserved—write with zero.
Output underflow error has not occurred.
Output underflow error has occurred.
Input overflow error has not occurred.
Input overflow error has occurred.
Output frame error has not occurred.
Output frame error has occurred.
Input frame error has not occurred.
Input frame error has occurred.
SODR
does not contain valid data.
SODR
contains valid data.
Reserved—write with zero.
SIB
does not contain valid data.
SIB
contains valid data.
SIDR
does not contain valid data.
SIDR
contains valid data.
R/W
R/Clear
6
IOFLOW
R/Clear
0
5
OFERR
R/Clear
0
4
IFERR
R/Clear
0
3
SODV
R
0
2
1
Reserved
SIBV
R/W
R
0
0
0
SIDV
R
0
The programmer clears this bit by writing it with 1. Writing 0 to this bit leaves it unchanged.
The
SIB
register is an intermediate register that holds the contents of the input shift register and is not user accessible.
7
6—0
IACTIVE
IFIX[6:0]
Bit
Field
Value
Description
R/W
Reset
Value
0
15
OACTIVE
0
1
No output channels have been processed.
At least one output channel has been processed following output section reset
(ORESET(
SCON2
[10]) = 0). (Distinguishes the 0th and n
×
8th output sub-
frames.)
OFIX[6:0] 0—127 Channel index of the next enabled output channel.
IACTIVE
0
No input channels have been processed.
1
At least one input channel has been processed following input section reset
(IRESET(
SCON1
[10]) = 0). (Distinguishes the 0th and n
×
8th input subframes.)
IFIX[6:0]
0—127 Current input channel index.
R
14—8
7
R
R
0
0
6—0
R
0