參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁數(shù)： 176/228頁
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁當(dāng)前第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
176
Am79C965A
TMD0
Bit
Name
Description
31-0
TBADR
Transmit Buffer address. This field
contains the address of the
transmit buffer that is associated
with this descriptor.
TMD1
Bit
Name
Description
31
OWN
This bit indicates that the de-
scriptor entry is owned by the host
(OWN=0) or by the PCnet-32
controller (OWN=1). The host sets
the OWN bit after filling the buffer
pointed to by the descriptor entry.
The PCnet-32 controller clears the
OWN bit after transmitting the
contents of the buffer. Both the
PCnet-32 controller and the host
must not alter a descriptor entry
after it has relinquished ownership.
30
ERR
ER is the OR of UFLO, LCOL,
LCAR, or RTRY. ERR is set by the
PCnet-32 controller and cleared by
the host. This bit is set in the
current descriptor when the error
occurs, and therefore may be set in
any descriptor of a chained buffer
transmission.
29
ADD_FCS/NO_FCS
Bit 29 functions as ADD_FCS
when programmed for the default
I/O style of PCnet-ISA and when
programmed for the I/O style
PCnet-32 controller. Bit 29
functions as NO_FCS when
programmed for the I/O style
ILACC.
ADD_FCS ADD_FCS dynamically controls
the generation of FCS on a frame
by frame basis. It is valid only if the
STP bit is set. When ADD_FCS is
set, the state of DXMTFCS is
ignored and transmitter FCS
generation is activated. When
ADD_FCS = 0, FCS generation is
controlled
ADD_FCS is set by the host, and
unchanged by the PCnet-32
controller. This was a reserved bit
in the LANCE (Am7990).
This
function differs from the ILACC
function for this bit.
by
DXMTFCS.
NO_FCS
NO_FCS dynamically controls the
generation of FCS on a frame by
frame basis. It is valid only if the
ENP bit is set. When NO_FCS is
set, the state of DXMTFCS is
ignored and transmitter FCS
generation is deactivated. When
NO_FCS = 0, FCS generation is
controlled by DXMTFCS. NO_FCS
is set by the host, and unchanged
by the PCnet-32 controller. This
was a reserved bit in the LANCE
(Am7990).
This function is identi
cal to the ILACC function for this
bit.
28
MORE
MORE indicates that more than
one retry was needed to transmit a
frame. The value of MORE is
written by the PCnet-32 controller.
This bit has meaning only if the
ENP bit is set.
27
ONE
ONE indicates that exactly one
retry was needed to transmit a
frame. ONE flag is not valid when
LCOL is set. The value of the ONE
bit is written by the PCnet-32
controller. This bit has meaning
only if the ENP bit is set.
26
DEF
DEFERED indicates that the
PCnet-32 controller had to defer
while trying to transmit a frame.
This condition occurs if the channel
is busy when the PCnet-32
controller is ready to transmit. DEF
is set by the PCnet-32 controller
and cleared by the host.
25
STP
START OF PACKET indicates that
this is the first buffer to be used by
the PCnet-32 controller for this
frame. It is used for data chaining
buffers. The STP bit must be set in
the first buffer of the frame, or the
PCnet-32 controller will skip over
the descriptor and poll the next
descriptor(s) until the OWN and
STP bits are set.
STP is set by the host and un-
changed by the PCnet-32
controller.
24
ENP
END OF PACKET indicates that
this is the last buffer to be used by
the PCnet-32 controller for this
frame. It is used for data chaining
buffers. If both STP and ENP are
set, the frame fits into one buffer
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*