參數(shù)資料
型號(hào): Am79C965A
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述: PCnet?-32單芯片32位以太網(wǎng)控制器
文件頁數(shù): 159/228頁
文件大?。?/td> 1681K
代理商: AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁當(dāng)前第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
159
floated. When LEDDIS has the
value ZERO, then the LED output
value will be governed by the
LEDOUT and LEDPOL values.
12-8
RES
Reserved
ZEROs, read as undefined.
locations.
Write
as
7
PSE
Pulse Stretcher Enable. Extends the
LED illumination time for each new
occurrence of the enabled function
for this LED output.
A value of 0 disables the function. A
value of 1 enables the function.
6
LNKSTE
Link Status Enable. Indicates the
current link status on the Twisted
Pair interface. When this bit is set, a
value of ONE will be passed to the
LEDOUT signal to indicate that the
link status state is PASS. A value of
ZERO will be passed to the
LEDOUT signal to indicate that the
link status state is FAIL.
A value of 0 disables the signal. A
value of 1 enables the signal.
5
RCVME
Receive
Indicates receive activity on the
network that has passed the ad-
dress match function for this node.
All address matching modes are
included: Physical, Logical filtering,
Promiscuous, Broadcast, and EADI.
Match
status
Enable.
A value of 0 disables the signal. A
value of 1 enables the signal.
4
XMTE
Transmit status Enable. Indicates
PCnet-32 controller transmit activity.
A value of 0 disables the signal. A
value of 1 enables the signal.
3
RXPOLE Receive Polarity status Enable.
Indicates the current Receive
Polarity condition on the Twisted
Pair interface. A value of ONE
indicates that the polarity of the
RXD± pair has been reversed. A
value of ZERO indicates that the
polarity of the RXD± pair has not
been reversed.
Receive polarity indication is valid
only if the LNKST bit of BCR4
indicates link PASS status.
A value of 0 disables the signal. A
value of 1 enables the signal.
2
RCVE
Receive status Enable. Indicates
receive activity on the network.
A value of 0 disables the signal. A
value of 1 enables the signal.
1
JABE
Jabber status Enable. Indicates that
the PCnet-32 controller is jabbering
on the network.
A value of 0 disables the signal. A
value of 1 enables the signal.
0
COLE
Collision status Enable. Indicates
collision activity on the network.
When the AUI port is selected,
collision activity during the 4.0 ms
internal following a transmit
completion (SQE internal) will not
activate the LEDOUT bit.
A value of 0 disables the signal. A
value of 1 enables the signal.
BCR16: I/O Base Address Lower
Bit
Name
Description
Note that all bits in this register are
programmable through the
EEPROM PREAD operation and
through the Software Relocatable
Mode operation.
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-5
IOBASEL I/O Base Address Lower 16 bits.
These bits are used to determine
the location of the PCnet-32
controller in all of I/O space. They
function as bits 15 through 5 of the I/
O address of the PCnet-32
controller. Note that the lowest five
bits of the PCnet-32 controller I/O
space are not programmable. These
bits are assumed to be ZEROs. This
means that it is not possible to
locate the PCnet-32 controller on a
space that does not begin on a 32-
byte block boundary. The value of
IOBASEL is determined in either of
two ways:
1.The ISOBASEL value may be set
during the EEPROM read.
2.If no EEPROM exists, or if there
is an error detected in the
EEPROM data, then the PCnet-32
controller will enter Software Relo-
catable Mode, and a specific
sequence of write accesses to I/O
address 378h will cause the
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product