參數(shù)資料
型號： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁數(shù)： 153/228頁
文件大小： 1681K
代理商： AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁當前第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
153
15-0
MSWRA Reserved
locations.
After
H_RESET, the value in this register
will be 0005. The settings of this
register will have no effect on any
PCnet-32 controller function.
Writes to this register have no effect
on the operation of the PCnet-32
controller and will not alter the value
that is read.
BCR2: Miscellaneous Configuration
Bit
Name
Description
Note that all bits in this register are
programmable through the
EEPROM PREAD operation and
through the Software Relocatable
Mode operation.
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15
RES
Reserved location. Written and read
as zero.
14 T-MAULOOP When set, this bit allows external
loopback packets to pass onto the
network through the T-MAU
interface, if the T-MAU interface has
been selected. If the T-MAU
interface has not been selected,
then this bit has no effect.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
13-9
RES
Reserved locations. Written and
read as zero.
8
IESRWE IEEE Shadow Ram Write Enable.
The PCnet-32 controller contains a
shadow RAM on board for storage of
the IEEE address following the
serial EEPROM read operation. Ac-
cesses to APROM I/O Resources
will be directed toward this RAM.
When IESRWE is set to a ONE, then
32-bit and 16-bit write access to the
shadow RAM will be enabled.
When IESRWE is set to a ZERO,
then 32-bit and 16-bit write access
to the shadow RAM will be disabled.
At no time are 8-bit write accesses
to the shadow RAM allowed.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
7
INTLEVEL Interrupt Level. This bit allows the
interrupt output signals to be
programmed for edge or level-
sensitive applications.
When INTLEVEL is set to a ZERO,
the selected interrupt pin is
configured for edge sensitive
operation. In this mode, an interrupt
request is signaled by a high level
driven on the selected interrupt pin
by the PCnet-32 controller. When
the interrupt is cleared, the selected
interrupt pin is driven to a low level
by the PCnet-32 controller. This
mode is intended for systems that
do not allow interrupt channels to be
shared by multiple devices.
When INTLEVEL is set to a ONE,
the selected interrupt pin is
configured for level sensitive
operation. In this mode, an interrupt
request is signaled by a low level
driven on the selected interrupt pin
by the PCnet-32 controller. When
the interrupt is cleared, the selected
interrupt pin is floated by the
PCnet-32 controller and allowed to
be pulled to a high level by an
external pull-up device. This mode is
intended for systems which allow
the interrupt signal to be shared by
multiple devices.
This bit is reset to ZERO by
H_RESET and is unaffected by
R_RESET or STOP.
6-4
RES
Reserved locations. Written and
read as zero.
3
EADISEL EADI Select. When set, this bit
configures three of the four LED
outputs to function as the outputs of
an EADI interface. LED1 becomes
SFBD, LED2 becomes SRDCLK
and LEDPRE3 becomes SRD.
LNKST continues to function as an
LED output. In addition to these
reassignments, the INTR2 pin will
be reassigned to function as the
EAR pin.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
2
AWAKE
Auto-Wake. If LNKST is set and
AWAKE =
“
1
”
, the 10BASE-T re-
ceive circuitry is active during sleep
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*