參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁數(shù)： 131/228頁
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當(dāng)前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
131
Read/Write accessible. TIMER is
cleared by H_RESET or S_RESET
and is unaffected by the STOP bit.
12
DPOLL
Disable Transmit Polling. If DPOLL
is set, the Buffer Management Unit
will disable transmit polling.
Likewise, if DPOLL is cleared,
automatic transmit polling is
enabled. If DPOLL is set, TDMD bit
in CSR0 must be periodically set in
order to initiate a manual poll of a
transmit descriptor. Transmit
descriptor polling will not take place
if TXON is reset.
Read/Write accessible. DPOLL is
cleared by H_RESET or S_RESET
and is unaffected by the STOP bit.
11 APAD_XMT Auto Pad Transmit. When set,
APAD_XMT enables the automatic
padding feature. Transmit frames
will be padded to extend them to 64
bytes including FCS. The FCS is
calculated for the entire frame
including pad, and appended after
the pad field. APAD_XMT will
override the programming of the
DXMTFCS bit.
Read
APAD_XMT is reset by H_RESET or
S_RESET and is unaffected by the
STOP bit.
and
Write
accessible.
10 ASTRP_RCV Auto Strip Receive. When set,
ASTRP_RCV enables the automatic
pad stripping feature. The pad and
FCS fields will be stripped from
receive frames and not placed in the
FIFO.
Read
ASTRP_RCV is reset by H_RESET
or S_RESET and is unaffected by
the STOP bit.
and
Write
accessible.
9
MFCO
Missed Frame Counter Overflow
interrupt. Indicates the MPC
(CSR112) wrapped around. Can
be
cleared by writing a 1 to this bit. Also
cleared by H_RESET or S_RESET
or setting the STOP bit. Writing a 0
has no effect.
When MFCO is set, INTR is as-
serted if IENA = 1 and the mask bit
MFCOM is cleared.
When
(BCR20[7:0]) has been pro-
the
SWSTYLE
register
grammed to the ILACC compati-
bility mode, then this bit has no
meaning and the PCnet-32 con-
troller will never set the value of this
bit to ONE.
8
MFCOM Missed Frame Counter Overflow
Mask. If MFCOM is set, MFCO will
be unable to set INTR in CSR0. Set
to a ONE by H_RESET or
S_RESET, unaffected by the STOP
bit.
When
(BCR20[7:0]) has been pro-
grammed to the ILACC compati-
bility mode, then this bit has no
meaning and the PCnet-32 con-
troller will set the value of this bit to
a ZERO.
the
SWSTYLE
register
7
RES
Reserved location. Written as zero
and read as zero.
6
RES
Reserved location. This bit may be
written to as either a ONE or a
ZERO, but will always be read as a
ZERO. This bit has no effect on
PCnet-32 controller operation.
5
RCVCCO Receive Collision Counter Over-
flow. Indicates the Receive Collision
Counter (CSR114) wrapped around.
Can be cleared by writing a 1 to this
bit. Also cleared by H_RESET or
S_RESET or by setting the STOP
bit. Writing a 0 has no effect.
When RCVCCO is set, INTR is
asserted if IENA=1 and the mask bit
RCVCCOM is cleared.
When
(BCR20[7:0]) has been pro-
grammed to the ILACC compati-
bility mode, then this bit has no
meaning and PCnet-32 controller
will not set the value of this bit to
ONE.
the
SWSTYLE
register
4
RCVCCOM Receive Collision Counter Over-flow
Mask. If RCVCCOM is set,
RCVCCO will be unable to set INTR
in CSR0. RCVCCOM is set to a
ONE by H_RESET or S_RESET
and is not affected by STOP.
When
(BCR20[7:0]) has been pro-
grammed to the ILACC compati-
bility mode, then this bit has no
meaning and PCnet-32 controller
the
SWSTYLE
register
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*