參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁(yè)數(shù)： 112/228頁(yè)
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)當(dāng)前第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)
112
Am79C965A
Table 37. Slave Accesses
Data =
indicates the position of the active bytes.
Copy =
indicates the positions of copies of the active
bytes.
Undef =
indicates byte locations that are undefined
during the transfer.
EEPROM Microwire Access
The PCnet-32 controller contains a built-in capability
for reading and writing to an external EEPROM. This
built-in capability consists of a microwire interface for
direct connection to a microwire compatible EEPROM,
an automatic EEPROM read feature, and a user-
programmable register that allows direct access to the
microwire interface pins.
Automatic EEPROM Read Operation
Shortly after the de-assertion of the RESET pin, the
PCnet-32 controller will read the contents of the
EEPROM that is attached to the microwire
interface.The automatic EEPROM read begins with
EECS being asserted approximately 2.5 EESK periods
following the de-assertion of the RESET pin.
Because of this automatic-read capability of the
PCnet-32 controller, an EEPROM can be used to
program many of the features of the PCnet-32
controller at power-up, allowing system-dependent
configuration information to be stored in the hardware,
instead of inside of operating code. PCnet-32 controller
interrupt pins will be floated during H_RESET and will
remain floated until either the EEPROM has been
successfully read, or, following an EEPROM read
failure, a Software Relocatable Mode sequence has
been successfully executed.
If an EEPROM exists on the microwire interface, the
PCnet-32 controller will read the EEPROM contents at
the end of the H_RESET operation. The EEPROM
contents will be serially shifted into a temporary
register and then sent to various register locations on
board the PCnet-32 controller. System bus interaction
will not occur during the EEPROM read operation after
H_RESET, since H_RESET will put the PCnet-32
controller into a state that will not recognize any I/O
accesses and the PCnet-32 controller will not yet be at
an operating point that requires it to request the bus for
bus mastering.
Thirty-four bytes of the EEPROM are set aside for
PCnet-32 configuration programming and 2 bytes of
the EEPROM are set aside for user programming of
logic that is external to the PCnet-32 controller and may
or may not be pertinent to the operation of the
PCnet-32 controller within the system. The user may
gain access to the EEPROM data by snooping the
PCnet-32 controller automatic read operation. Logic
may be attached to the EEPROM interface to snoop the
entire EEPROM read operation using the microwire
signals directly, or a simpler scheme may be invoked by
taking advantage of an additional signal provided by
the PCnet-32 controller (i.e. the SHFBUSY signal).
A checksum verification is performed on the data that
is read from the EEPROM. If the checksum verification
R/W
BE3
–
BE0
D31
–
D24
D23
–
D16
D15
–
D8
D7
–
D0
Comments
RD
0000
Data
Data
Data
Data
Double word access to double word address, e.g.
300, 30C, 310 (DWIO mode only)
RD
1100
Undef
Undef
Data
Data
WIO Mode Only:
Word access to even
word address, e.g. 300, 30C, 310
RD
0011
Data
Data
Copy
Copy
WIO Mode Only:
Word access to odd
word address, e.g. 302, 30E, 312
RD
1110
Undef
Undef
Undef
Data
WIO Mode APROM Read Only:
Byte access to
lower byte of even word address, e.g. 300, 304
RD
1101
Undef
Undef
Data
Undef
WIO Mode APROM Read Only:
Byte access to
upper byte of even word address, e.g. 301, 305
RD
1011
Undef
Data
Undef
Copy
WIO Mode APROM Read Only:
Byte access to
lower byte of odd word address, e.g. 302, 306
RD
0111
Data
Undef
Copy
Undef
WIO Mode APROM Read Only:
Byte access to
upper byte of odd word address, e.g. 303, 307
WR
0000
Data
Data
Data
Data
Double word access to double word address, e.g.
300, 30C, 310 (DWIO mode only)
WR
1100
Undef
Undef
Data
Data
WIO Mode Only:
Word access to even word
address, e.g. 300, 30C, 310
WR
0011
Data
Data
Undef
Undef
WIO Mode Only:
Word access to odd word
address, e.g. 302, 30E, 312
( )
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*