參數(shù)資料
型號: TSB43AA82A1
廠商: Texas Instruments, Inc.
英文描述: 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器)
中文描述: 1394綜合物理層和鏈路層控制器(1394集成物理層和鏈路層控制器)
文件頁數(shù): 55/146頁
文件大?。?/td> 597K
代理商: TSB43AA82A1
329
3.4.38.2 DTF Control Register 1 at B4h
BITS
ACRONYM
DIR
DESCRIPTION
031
DTF_BlockCount/
DTF_BlockSize
R/W
DTF transmit block count / DTF transmit block size (bytes). When LongBlk in DMA Control (90h) is set to 1,
it is the DTF_BlockSize. DRFBlockSize specifies the transmitted blocksize value. When LongBlk is set to
0, this value is the DTF_BlockCount. DTF_BlockCount specifies the number of received blocks.
DTF_BlockCount is decremented during transmission automatically. This register defaults to 0 and is set
to 0 on a bus reset.
3.4.38.3 DTF Control Register 2 at B8h
BITS
ACRONYM
DIR
DESCRIPTION
015
DTF_destination_ID
R/W
DTF transferred destination ID. DTF_destination_ID specifies transfer destination ID.
1631
DTF_destination_offset_hi
R/W
DTF transferred destination start offset high. DTF_destination_offset_hi specifies transfer
destination offset high.
3.4.38.4 DTF Control Register 3 at BCh
BITS
ACRONYM
DIR
DESCRIPTION
031
DTF_destination_offset_lo
R/W
DTF transfer destination start offset low. DTF_destination_offset_lo specifies transfer
destination offset low.
3.4.39 DRF Control Registers at C0h, C4h, C8h, and CCh (DRPktz at 90h = 0)—Direct
When DRPktz is set to 0, the DRF control registers describe the direct mode. The direct mode is primarily used with
DPP. These registers default to 0000 0000h and are unaffected by a bus reset.
3.4.39.1 DRF Control Register 0 at C0h
BITS
ACRONYM
DIR
DESCRIPTION
0
DRFBIdEn
R/W
DRF bus ID check enable. Enables bus ID check for received write request routing control.
Note: Valid only when DRFAdrEn = 1.
1
DRFSIdEn
R/W
DRF source ID check enable. Enables source ID check for received write request routing control.
Note: Valid only when DRFAdrEn = 1.
2
DRFAdrEn
R/W
DRF address enable. Enables the routing function for the received write request. In this mode, write
request packets with a destination address specified by the DRF control 0/1/2 addresses are stored in the
DRF.
331
Reserved
N/A
Reserved
C0h (DRFBIdEn, DRFSIdEn, DRFAdrEn)
000
001
010
011
100
101
110
111
All matched packets
ARF
DRF
ARF
DRF
ARF
DRF
ARF
DRF
Unmatched source_ID
ARF
DRF
ARF
ARF
ARF
DRF
ARF
ARF
Unmatched address
ARF
ARF
ARF
ARF
ARF
ARF
ARF
ARF
3.4.39.2 DRF Control Register 1 at C4h
BITS
ACRONYM
DIR
DESCRIPTION
031
DRF_destination_Width
R/W
DRF destination width. DRF_destination_Width specifies the address depth of the received write
request packets to the DRF.
3.4.39.3 DRF Control Register 2 at C8h
BITS
ACRONYM
DIR
DESCRIPTION
016
DRF_destination_ID
R/W
DRF destination ID. DRF_destination_ID specifies the transferred destination ID.
1731
DRF_destination_offset_hi
R/W
DRF destination offset high. DRF_destination_offset_hi specifies the transferred destination
offset high.
相關PDF資料
PDF描述
TSB81BA3I IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSE-0155-32S-P1-3 SINGLE MODE SINGLE FIBER TRANSCEIVER
TSL230 PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS
TSL235(中文) Programmable Light-To-Frequency Converter(光頻轉(zhuǎn)換器)
TSL245(中文) IR Light-To-Frequency Converter(紅外光頻轉(zhuǎn)換器)
相關代理商/技術參數(shù)
參數(shù)描述
TSB43AA82AI 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products
TSB43AA82AIPGE 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82AIPGEEP 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82APGE 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82APGEG4 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray