- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB43AA82A1 (Texas Instruments, Inc.) 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) PDF資料下載
參數(shù)資料
| 型號： | TSB43AA82A1 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| 中文描述： | 1394綜合物理層和鏈路層控制器（1394集成物理層和鏈路層控制器） |
| 文件頁數(shù)： | 17/146頁 |
| 文件大?。?/td> | 597K |
| 代理商： | TSB43AA82A1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
17
1.4.5
Power Supplies
TERMINAL
PGE NO.
DESCRIPTION
NAME
GGW NO.
AGN[5:1]
109, 104, 98, 93, 90
A16, D17, G14, H17,
K16
Analog ground. These terminals must be tied together to the low-impedance
circuit board ground plane.
AVD[5:1]
110, 105, 101, 94, 89
B15, D16, F15, H16,
K15
Analog circuit power terminals. A combination of high-frequency decoupling
capacitors near each terminal is suggested, such as paralleled 0.1-
μ
F and
0.001-
μ
F capacitors. These supply terminals are separated from PWTST,
VDD3V, and VDPLL internal to the device to provide noise isolation.
PWTST
15, 31, 47, 63, 80, 87,
118, 126, 141
B9, C4, C11, H3, L17,
N16, P1, U6, U12
1.8-V Vdd power terminals. A combination of high-frequency decoupling
capacitors near each terminal is suggested, such as paralleled 0.1-uF and
0.001-uF capacitors. These supply terminals are separated from VDD3V,
AVD, and VDPLL internal to the device to provide noise isolation (this
voltage is not supplied when the internal regulator is enabled.)
VDD3V
10, 24, 33, 38, 52, 66,
70, 79, 128, 144
A2, B8, F2, L3, N15,
P3, R8, T3, U13, U15
3.3-V Vdd. A combination of high frequency decoupling capacitors near each
terminal is suggested, such as paralleled 0.1-uF and 0.001-
μ
F capacitors.
These supply terminals are separated from PWTST, AVD, and VDPLL
internal to the device to provide noise isolation.
VDPLL
113
C13
PLL power supply. A combination of high-frequency decoupling capacitors
near each terminal is suggested, such as paralleled 0.1-
μ
F and 0.001-
μ
F
capacitors. These supply terminals are separated from PWTST, VDD3V,
and AVD internal to the device to provide noise isolation.
VSPLL
114
B13
PLL ground. These terminals must be tied together to the low-impedance
circuit board ground plane.
VSS
3, 11, 19, 27, 35, 43,
51, 59, 67, 75, 83, 88,
117, 123, 131, 140
B4, B7, B10, D3, D11,
G3, K1, K17, M3, M16,
R2, R5, R10, R13,
R17, U8
Digital ground. These terminals must be tied together to the low-impedance
circuit board ground plane.
1.4.6
Miscellaneous
TERMINAL
NAME
PGE
NO.
GGW
NO.
I/O
DESCRIPTION
EN
32
P2
I/O/
Hi-Z
Internal 1.8-V regulator enable. This terminal enables the internal 1.8-V regulator. Tie low during
normal/operational mode.
MODE[2:0]
4, 2, 1
D2,
C1, B1
I
Chip mode select. MODE[2:0] = 000 is the normal/operational mode. All other modes are for test
purposes and are not described in this data sheet.
PHYTESTM
143
B3
I
Test mode. This input terminal is used in manufacturing tests. Tie high during normal/operational
mode.
PLLON
137
B5
I
PLL enable. This signal forces the internal phase-locked loop (PLL) on when it is asserted, even
during ultralowpower mode and power-down mode. If this signal is deasserted, the PLL operates
only during regular device operation.
XRESETL
85
L15
I
Link reset. Reset for link block
XRESETP
86
L16
I
PHY reset. Reset for PHY block
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
| TSL230 | PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS |
| TSL235(中文) | Programmable Light-To-Frequency Converter(光頻轉(zhuǎn)換器) |
| TSL245(中文) | IR Light-To-Frequency Converter(紅外光頻轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products |
| TSB43AA82AIPGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82AIPGEEP | 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGEG4 | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。