- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB43AA82A1 (Texas Instruments, Inc.) 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) PDF資料下載
參數(shù)資料
| 型號： | TSB43AA82A1 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| 中文描述： | 1394綜合物理層和鏈路層控制器（1394集成物理層和鏈路層控制器） |
| 文件頁數(shù)： | 15/146頁 |
| 文件大?。?/td> | 597K |
| 代理商： | TSB43AA82A1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
15
1.4.2
Microcontroller/Microprocessor Signals
TERMINAL
PGE NO.
I/O
DESCRIPTION
NAME
GGW NO.
ALE
82
M15
I
Address latch enable. Ignored when not DA mux mode
(MUXMODE = 1).
DA[15:0]
76, 74, 73, 72, 71,
69, 68, 65, 64, 62,
61, 60, 58, 57, 56, 55
P15, R16, T17, U16,
T15, R14, U14, R12,
T12, R11, T11, U11,
T10, U10, T9, R9
I/O
I/O lines used for address and data. See Table 21 for more
information on the use of address and data lines.
M8M16
5
D1
I
Bit width select. M8M16 determines the width of the data bus. The
terminal is tied high for 16 bit mode. See Table 21 for more information
on the use of address and data lines.
MUXMODE
6
E3
I
Mode selects. MUXMODE determines if the data and address lines are
parallel or multiplexed. The terminal is tied high for data address
multiplex mode. See Table 21 for more information on the use of
address and data lines.
XCS
84
M17
I
Chip select
XINT
54
U9
O
Interrupt
XRD
78
P17
I
Read cycle enable
XWAIT
77
P16
O
Wait
XWR
81
N17
I
Write cycle enable
1.4.3
Physical Layer
TERMINAL
PGE NO.
I/O
DESCRIPTION
NAME
GGW NO.
CNA
135
C6
O
Cable not active output. If no bias is detected from the cable, the CNA signal is
set high. The CNA output is not valid during power-up reset. CNA is valid during
power-down mode, when PD is high.
CONTEND
139
A4
I
Contend. Tie high for bus manager capability.
CPS
142
A3
I
Cable power supply. This terminal is normally connected to cable power through
a 400-k
resistor. This circuit drives an internal comparator that is used to detect
the presence of cable power.
FILTER0
FILTER1
111
112
A15
A14
I
PLL filter. These terminals are connected to an external capacitor to form a
lag-lead filter required for stable operation of the internal frequency multiplier PLL
running off the crystal oscillator. A 0.1-
μ
F
±
10% capacitor is the only external
component required to complete this filter.
LINKON
138
C5
O
Link-on. The link-on output is activated if the LLC is inactive (LPS inactive or PD
active). The signal indicates that the PHY has detected a link-on packet
addressed to this node, or has detected a resume event on a suspended port.
The signal remains asserted until the LPS signal is asserted by the link in
response.
LPS
130
A7
I
Link power status. The signal indicates that the link is powered up and ready for
transactions. When this mode is deasserted, the device can be put into a low
power mode.
PD
136
A5
I
Power-down input. When PD is asserted, the device is in a power down mode.
The device is asynchronously reset during this mode, so a device reset must be
provided after PD is deasserted. See Section 12 for more details.
PWRCLS[2:0]
134, 133, 132
B6, A6, C7
I
Power class inputs. See 1394a-2000 for more information. On hardware reset,
these inputs set the default value on the power class indicated during self-ID.
Programming is done by tying terminals high or low.
R0
R1
99
100
F17
F16
—
Current setting resistor terminals. These terminals are connected to an external
resistance to set the internal operating currents and cable driver output currents.
A resistance of 6.34 k
±
1.0% is required to meet the IEEE Std 1394-1995
output voltage limits.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
| TSL230 | PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS |
| TSL235(中文) | Programmable Light-To-Frequency Converter(光頻轉換器) |
| TSL245(中文) | IR Light-To-Frequency Converter(紅外光頻轉換器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products |
| TSB43AA82AIPGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82AIPGEEP | 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGEG4 | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。