參數(shù)資料
型號： TSB43AA82A1
廠商： Texas Instruments, Inc.
英文描述： 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器)
中文描述： 1394綜合物理層和鏈路層控制器（1394集成物理層和鏈路層控制器）
文件頁數(shù)： 45/146頁
文件大?。?/td> 597K
代理商： TSB43AA82A1
319
3.4.23 Agent Status Register at 5Ch
There are four command block agents. Each agent has State, DrBll and UnStEn status bits and Dead, Rst, DrBClr
and USEClr control bits. This register defaults to 0000 0000h and is cleared to 0000 0000h on a bus reset.
BITS
ACRONYM
DIR
R/O
DESCRIPTION
01
State0
State of the command block agent0. State0 shows the state of each command block agent 0.
00: Reset, 01: Active, 10: Suspended, 11: Dead.
2
DrBll0
R/O
DoorBell variable of the command block agent0. When the DOORBELL register receives a quadlet write
request, DrBll0 is set to 1. When the host writes 1 on DrBClr0, DrBll0 is set to 0.
3
UnStEn0
R/O
Unsolicited status enable variable of the command block agent0. When the UNSOLICITED_STATUS_EN-
ABLE register receives a quadlet write request, UnStEn0 is set to 1. If USTlEn in the agent control register (50h)
is set to 1, the transmission of a packet with tLabel (tl=111b+AgtNmb+ 0 or 1, where 0 or 1 is determined by the
host) clears UnStEn0. When the host writes 1 to USEClr0, USEClr0 is cleared.
4
Dead0
S/C
Dead state control bit. When Dead0 is set to 1, State0 is set to 11b.
5
Rst0
S/C
Reset state control bit. When Rst0 is set to 1, State0 is set to 00b.
6
DrBClr0
S/C
DoorBell variable clear bit. When DrBClr0 is set to 1, DrBll0 is set to 0.
7
USEClr0
S/C
Unsolicited status enable variable clear bit. When USEClr0 is set to 1, UnStEn0 is cleared.
89
State1
R/O
Functionality is the same as State0.
10
DrBll1
R/O
Functionality is the same as DrBll0.
11
UnStEn1
R/O
Functionality is the same as UnStEn0.
12
Dead1
S/C
Functionality is the same as Dead0.
13
Rst1
S/C
Functionality is the same as Rst0.
14
DrBClr1
S/C
Functionality is the same as DrBClr0.
15
USEClr1
S/C
Functionality is the same as USEClr0.
Functionality is the same as State0.
1617
State2
R/O
18
DrBll2
R/O
Functionality is the same as DrBll0.
19
UnStEn2
R/O
Functionality is the same as UnStEn0.
20
Dead2
S/C
Functionality is the same as Dead0.
21
Rst2
S/C
Functionality is the same as Rst0.
22
DrBClr2
S/C
Functionality is the same as DrBClr0.
23
USEClr2
S/C
Functionality is the same as USEClr0.
2425
State3
R/O
Functionality is the same as State0.
26
DrBll3
R/O
Functionality is the same as DrBll0.
27
UnStEn3
R/O
Functionality is the same as UnStEn0.
28
Dead3
S/C
Functionality is the same as Dead0.
29
Rst3
S/C
Functionality is the same as Rst0.
30
DrBClr3
S/C
Functionality is the same as DrBClr0.
31
USEClr3
S/C
Functionality is the same as USEClr0.
相關(guān)PDF資料
PDF描述
TSB81BA3I IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSE-0155-32S-P1-3 SINGLE MODE SINGLE FIBER TRANSCEIVER
TSL230 PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS
TSL235(中文) Programmable Light-To-Frequency Converter(光頻轉(zhuǎn)換器)
TSL245(中文) IR Light-To-Frequency Converter(紅外光頻轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB43AA82AI 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products
TSB43AA82AIPGE 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82AIPGEEP 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82APGE 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82APGEG4 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*