- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB43AA82A1 (Texas Instruments, Inc.) 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) PDF資料下載
參數(shù)資料
| 型號： | TSB43AA82A1 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| 中文描述： | 1394綜合物理層和鏈路層控制器（1394集成物理層和鏈路層控制器） |
| 文件頁數(shù)： | 39/146頁 |
| 文件大?。?/td> | 597K |
| 代理商： | TSB43AA82A1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
313
3.4.12 ARF Status Register at 30h
This register defaults to 1000 008Eh and, except for the bits specified, is unaffected by a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
0
ARFFul
R/O
ARF full flag. When the ARF is full, ARFFul is set to 1 and writes are ignored. Otherwise, ARFFul is set to 0.
This bit defaults to 0 and is set to 0 on a bus reset.
1
ARFAFl
R/O
ARF almost-full flag. While the ARF can accept at least one more quadlet, ARFAFl is set to 1. Otherwise
ARFAFl is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
2
ARFAEm
R/O
ARF almost-empty flag. While the ARF contains only one quadlet, ARFAEm is set to 1. Otherwise
ARFAEm is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3
ARFEmp
R/O
ARF empty flag. When the ARF is empty, ARFEmp is set to 1. Otherwise, ARFEmp is set to 0. This bit
defaults to 1 and is set to 1 on a bus reset.
46
Reserved
N/A
Reserved
715
ARFThere
R/O
ARF there. The number of quadlets received in the ARF. This field defaults to 0 and is set to 0 on a bus
reset.
16
ARFCD
R/O
ARF control bit. When the first quadlet of a packet is read from the ARF data (80h) register, ARFCD is set to
1. This bit defaults to 0 and is set to 0 on a bus reset.
1718
Reserved
N/A
Reserved
19
ARFClr
S/C
ARF clear control bit. When ARFClr is 1, the ARF is cleared of all entries. This bit is cleared after the ARF is
cleared. This bit defaults to 0 and is cleared on a bus reset.
2022
Reserved
N/A
Reserved
2331
ARF_Size
R/W
ARF_Size control bits. Size is equal to the ARF size number in quadlets. This field defaults to 8Eh and is
unaffected by a bus reset.
3.4.13 MTQ Status Register at 34h
This register defaults to 1000 0000h and, except for the bits specified, is cleared on a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
0
MTQFul
R/O
MTQ full flag. When the MTQ is full, MTQFul is set to 1 and writes are ignored. Otherwise, MTQful is set to
0. This bit defaults to 0 and is set to 0 on a bus reset.
1
MTQAFl
R/O
MTQ almost-full flag. While the MTQ can accept only one more quadlet write, MTQAFl is 1. Otherwise,
MTQAFl is set to 0. Note: This bit is set after 3 quadlets are written. This bit defaults to 0 and is set to 0 on a
bus reset.
2
MTQAEmp
R/O
MTQ almost-empty flag. While the MTQ contains only one quadlet, MTQAEmp is set to 1. Otherwise,
MTQAEmp is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3
MTQEmp
R/O
MTQ empty flag. When the MTQ is empty, MTQEmp is set to 1. Otherwise, MTQEmp is set to 0. This bit
defaults to 1 and is set to 1 on a bus reset.
418
Reserved
N/A
Reserved
19
MTQClr
S/C
MTQ clear control bit. When MTQClr is set to 1, the MTQ is cleared. This bit is cleared after the MTQ is
cleared. This bit defaults to 0 and is cleared on a bus reset.
2031
Reserved
N/A
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
| TSL230 | PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS |
| TSL235(中文) | Programmable Light-To-Frequency Converter(光頻轉(zhuǎn)換器) |
| TSL245(中文) | IR Light-To-Frequency Converter(紅外光頻轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products |
| TSB43AA82AIPGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82AIPGEEP | 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGEG4 | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。